











TXB0104

SCES650G - APRIL 2006 - REVISED NOVEMBER 2014

TXB0104 4-Bit Bidirectional Voltage-level Translator With Automatic Direction Sensing and ±15-kV ESD Protection

Features

- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port $(V_{CCA} \leq V_{CCB})$
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 5-µA Max I_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - ±15-kV Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)

2 Applications

- Headset
- Smartphone
- **Tablet**
- Desktop PC

3 Description

This 4-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track $V_{CCA}.\ V_{CCA}$ accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB}.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

The TXB0104 is designed so that the OE input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	UQFN (12)	2.00 mm x 1.70 mm
	SOIC (14)	8.65 mm x 3.91 mm
TXB0104	BGA MICROSTAR JUNIOR (12)	2.00 mm x 2.50 mm
	TSSOP (14)	5.00 mm x 4.40 mm
	VQFN (14)	3.50 mm x 3.50 mm
	DSBGA (12)	1.40 mm x 1.90 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Block Diagram for TXB010X






Table of Contents

1	Features 1		6.16 Operating Characteristics	10
2	Applications 1		6.17 Typical Characteristics	11
3	Description 1	7	Parameter Measurement Information	12
4	Revision History2	8	Detailed Description	13
5	Pin Configuration and Functions 3		8.1 Overview	13
6	Specifications5		8.2 Functional Block Diagram	13
•	6.1 Absolute Maximum Ratings5		8.3 Feature Description	14
	6.2 Handling Ratings5		8.4 Device Functional Modes	15
	6.3 Recommended Operating Conditions	9	Application and Implementation	16
	6.4 Thermal Information		9.1 Application Information	16
	6.5 Electrical Characteristics		9.2 Typical Application	16
	6.6 Timing Requirements: V _{CCA} = 1.2 V	10	Power Supply Recommendations	18
	6.7 Timing Requirements: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V} \dots 7$	11	Layout	18
	6.8 Timing Requirements: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 7$		11.1 Layout Guidelines	18
	6.9 Timing Requirements: V _{CCA} = 2.5 V ± 0.2 V 7		11.2 Layout Example	18
	6.10 Timing Requirements: V _{CCA} = 3.3 V ± 0.3 V 8	12	Device and Documentation Support	19
	6.11 Switching Characteristics: V _{CCA} = 1.2 V 8		12.1 Trademarks	
	6.12 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V 8		12.2 Electrostatic Discharge Caution	19
	6.13 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} 8$		12.3 Glossary	19
	6.14 Switching Characteristics: V _{CCA} = 2.5 V ± 0.2 V 9	13	Mechanical, Packaging, and Orderable	
	6.15 Switching Characteristics: V _{CCA} = 3.3 V ± 0.3 V 9		Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2012) to Revision G

Page

Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section


Changes from Revision E (February 2010) to Revision F

Page

Submit Documentation Feedback



5 Pin Configuration and Functions



- A. N.C. No internal connection
- B. For RGY, if the exposed center pad is used, it must only be connected as a secondary ground or left electrically open.
- C. Pullup resistors are not required on both sides for Logic I/O.
- D. If pull up or pull down resistors are needed, the resistor value must be over 50 kΩ.
- E. 50 kΩ is a safe recommended value, if the customer can accept higher V_{OL} or lower V_{OH} , smaller pullup or pulldown resistor is allowed, the draft estimation is $V_{OL} = V_{CCOUT} \times 4.5 \text{ k/}(4.5 \text{ k} + R_{PU})$ and $V_{OH} = V_{CCOUT} \times R_{DW}/(4.5 \text{ k} + R_{DW})$.
- F. If pullup resistors are needed, please refer to the TXS0104 or contact TI.
- G. For detailed information, please refer to application note SCEA043.

Pin Functions

	PIN		BA	LL					
NAME	D, PW, OR RGY NO.	RUT NO.	GXU/ ZXU NO.	YZT NO.	FUNCTION				
V_{CCA}	1	1	B2	B2	A-port supply voltage 1.2 V \leq V _{CCA} \leq 3.6 V and V _{CCA} \leq V _{CCB} .				
A1	2	2	A1	A3	Input/output 1. Referenced to V _{CCA} .				
A2	3	3	A2	В3	Input/output 2. Referenced to V _{CCA} .				
А3	4	4	A3	C3	Input/output 3. Referenced to V _{CCA} .				
A4	5	5	A4	D3	Input/output 4. Referenced to V _{CCA} .				
NC	6	_	_	_	No connection. Not internally connected.				
GND	7	6	B4	D2	Ground				
OE	8	12	В3	C2	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to $\ensuremath{\text{V}_{\text{CCA}}}.$				



Pin Functions (continued)

	PIN			LL				
NAME	D, PW, OR RGY NO.	RUT NO.	GXU/ ZXU NO.	YZT NO.	FUNCTION			
NC	9	-	_	-	No connection. Not internally connected.			
B4	10	7	C4	D1	Input/output 4. Referenced to V _{CCB} .			
В3	11	8	C3	C1	Input/output 3. Referenced to V _{CCB} .			
B2	12	9	C2	B1	Input/output 2. Referenced to V _{CCB} .			
B1	13	10	C1	A1	Input/output 1. Referenced to V _{CCB} .			
V _{CCB}	14	11	B1	A2	B-port supply voltage 1.65 V ≤ V _{CCB} ≤ 5.5 V.			

Pin Assignments (GXU / ZXU Package)

	Α	В	С
4	A4	GND	B4
3	A3	OE	B3
2	A2	V _{CCA}	B2
1	A1	V _{CCB}	B1

Pin Assignments (YZT Package)

		` ,	
	3	2	1
D	A4	GND	B4
С	A3	OE	B3
В	A2	V _{CCA}	B2
Α	A1	V _{CCB}	B1



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Cupply voltage range		-0.5	4.6	V
V_{CCB}	— Supply voltage range	-0.5	6.5	V	
V	lanut valtaga ranga	A port	-0.5	4.6	V
V _I	Input voltage range	B port	-0.5	6.5	V
1/	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	1/
Vo	power-off state	B port	-0.5	6.5	V
V	Voltage range applied to any output in the high or low	A port	-0.5	V _{CCA} + 0.5	V
Vo	state (2)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	Continuous output current			mA
	Continuous current through V _{CCA} , V _{CCB} , or GND		-100	100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range	ge	-65	150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ , A Port		2.5	
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ , B Port	-15	15	W
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2), A Port		1.5	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2), B Port		1.5	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Cupply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.65	5.5	V
V	Lligh lovel input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V _{CCI}	V
V _{IH}	High-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCA} \times 0.65$	5.5	V
V	Low lovel input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	V
V_{IL}	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	$V_{CCA} \times 0.35$	٧
	Voltage range applied to any	A-port			0	3.6	
Vo	output in the high-impedance or power-off state	B-port	1.2 V to 3.6 V	1.65 V to 5.5 V	0	5.5	V

⁽²⁾ The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽¹⁾ The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.

⁽²⁾ V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.

⁽³⁾ V_{CCI} is the supply voltage associated with the input port.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			V _{CCA}	V _{CCB}	MIN MAX	UNIT
	Input transition rise or fall rate	A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	40	
Δt/Δν		D mant immedia	1.2 V to 3.6 V	1.65 V to 3.6 V	40	ns/V
	noc or rail rate	B-port inputs	1.2 V 10 3.6 V	4.5 V to 5.5 V	30	
T _A	Operating free-air temperature				-40 85	°C

6.4 Thermal Information

				TXB	0104			
	THERMAL METRIC ⁽¹⁾	D	GXU/ZXU	PW	RGY	RUT	YZT	UNIT
		14 PINS	12 PINS	14 PINS	14 PINS	12 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.7	127.1	121.0	52.8	119.8	89.2	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.5	92.8	50.0	67.7	42.6	0.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.4	62.2	62.8	28.9	52.5	14.4	°C/W
Ψлт	Junction-to-top characterization parameter	14.7	2.3	6.4	2.6	0.7	3.0	- C/VV
ΨЈВ	Junction-to-board characterization parameter	45.1	62.2	62.2	29.0	52.3	14.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	-	-	_	_	_	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPITIONS	V	v	T,	4 = 25°C		-40°C to	85°C	LINUT	
P	AKAWETEK	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT	
			1.2 V			1.1					
V _{OHA}		$I_{OH} = -20 \mu A$	1.4 V to 3.6 V					V _{CCA} - 0.4		V	
V		1 204	1.2 V			0.3				V	
V _{OLA}		I _{OL} = 20 μA	1.4 V to 3.6 V						0.4	V	
V_{OHB}		I _{OH} = -20 μA		1.65 V to 5.5 V				V _{CCB} – 0.4		٧	
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V					0.4	V	
I _I	OE	$V_I = V_{CCI}$ or GND	1.2 V to 3.6 V	1.65 V to 5.5 V	-1		1	-2	2	μΑ	
	A port	V_I or $V_O = 0$ to 3.6 V	0 V	0 V to 5.5 V	-1		1	-2	2	μA	
I _{off}	B port	V_I or $V_O = 0$ to 5.5 V	0 V to 3.6 V	0 V	-1		1	-2	2	μΛ	
l _{OZ}	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V	-1		1	-2	2	μΑ	
			1.2 V	1.65 V to 5.5 V		0.06					
		$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					5		
I _{CCA}		I _O = 0	3.6 V	0 V					2	μA	
			0 V	5.5 V					-2		
			1.2 V	1.65 V to 5.5 V		3.4					
		$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					5		
I _{CCB}		$I_{O} = 0$	3.6 V	0 V					-2	μA	
			0 V	5.5 V					2		

⁽¹⁾ V_{CCI} is the supply voltage associated with the input port.

⁽²⁾ V_{CCO} is the supply voltage associated with the output port.



Electrical Characteristics(1)(2) (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	ND AMETER	TEST COMPITIONS	V	V	T	(= 25°C	;	-40°C to	85°C	LIMIT
Ρ/	ARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
	1	$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.5				
I _{CCA} + I _{CCB}		$I_{O} = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V					10	μΑ
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		0.05				
I _{CCZA}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μΑ
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.3				
I _{CCZB}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μΑ
C_{i}	OE		1.2 V to 3.6 V	1.65 V to 5.5 V		3			4	pF
_	A port		1.2 V to 3.6 V	1 65 V to 5 5 V		5			6	,r
C _{io}	B port		1.2 V 10 3.6 V	1.65 V to 5.5 V		11			14	pF

6.6 Timing Requirements: $V_{CCA} = 1.2 \text{ V}$

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
t _w	Pulse duration	Data inputs	50	50	50	50	ns

6.7 Timing Requirements: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

				V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			40		40		40		40	Mbps
t _w	Pulse duration	Data inputs	25		25		25		25		ns

6.8 Timing Requirements: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

			V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			60		60		60		60	Mbps
t _w	Pulse duration	Data inputs	17		17		17		17		ns

6.9 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			100		100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		10		ns



6.10 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

			V _{CCB} = 3 ± 0.3 \	.3 V V	V _{CCB} = 5 ± 0.5	5 V V	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		ns

6.11 Switching Characteristics: V_{CCA} = 1.2 V

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V TYP	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V TYP	UNIT
	(0.)	(6611 61)	117	TYP	TYP	ITP	
	Α	В	6.9	5.7	5.3	5.5	no
t _{pd}	В	Α	7.4	6.4	6	5.8	ns
	OF	Α	1	1	1	1	
t _{en}	OE	В	1	1	1	1	μs
	OE	Α	18	15	14	14	20
t _{dis}	OE .	В	20	17	16	16	ns
t _{rA} , t _{fA}	A-port rise a	nd fall times	4.2	4.2	4.2	4.2	ns
t_{rB} , t_{fB}	B-port rise a	nd fall times	2.1	1.5	1.2	1.1	ns
t _{SK(O)}	Channel-to-c	hannel skew	0.4	0.5	0.5	1.4	ns
Max data rate			20	20	20	20	Mbps

6.12 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	
t _{pd}	В	Α	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
	05	Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs
	05	Α	5.9	31	5.7	25.9	5.6	23	5.7	22.4	
t _{dis}	OE	В	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	ns
t_{rA}, t_{fA}	A-port rise a	ind fall times	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t _{rB} , t _{fB}	B-port rise a	B-port rise and fall times		4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-c	channel skew		0.5		0.5		0.5		0.5	ns
Max data rate			40		40		40		40		Mbps

6.13 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	20
t _{pd}	В	Α	1.5	12	1.3	8.4	1	7.6	0.9	7.1	ns
	OF	Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs



Switching Characteristics: V_{CCA} = 1.8 V ± 0.15 V (continued)

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	OF	Α	5.9	31	5.1	21.3	5	19.3	5	17.4	
t _{dis}	OE	В	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.9	3.8	0.6	3.2	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-channel skew			0.5		0.5		0.5		0.5	ns
Max data rate			60		60		60		60		Mbps

6.14 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO		V _{CCB} = 2.5 V ± 0.2 V		3.3 V V	V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.1	6.3	1	5.2	0.9	4.7	20
t _{pd}	В	A	1.2	6.6	1.1	5.1	0.9	4.4	ns
4	0.5	A		1		1		1	
t _{en}	OE	В		1		1		1	μs
	0.5	Α	5.1	21.3	4.6	15.2	4.6	13.2	20
t _{dis}	OE	В	4.4	20.8	3.8	16	3.9	13.9	ns
t_{rA}, t_{fA}	A-port rise a	and fall times	0.8	3	0.8	3	0.8	3	ns
t_{rB},t_{fB}	B-port rise a	and fall times	0.7	2.6	0.5	2.8	0.4	2.7	ns
t _{SK(O)}	Channel-to-c	channel skew		0.5		0.5		0.5	ns
Max data rate			100		100		100		Mbps

6.15 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 3 ± 0.3		V _{CCB} = ± 0.5		UNIT
	(INFOI)	(001701)	MIN	MAX	MIN	MAX	
	А	В	0.9	4.7	0.8	4	
t _{pd}	В	A	1	4.9	0.9	3.8	ns
	0.5	A		1		1	
t _{en}	OE	В		1		1	μs
	0.5	A	4.6	15.2	4.3	12.1	
t _{dis}	OE	В	3.8	16	3.4	13.2	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.7	2.5	0.7	2.5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.5	2.1	0.4	2.7	ns
t _{SK(O)}	Channel-to-c	channel skew		0.5		0.5	ns
Max data rate			100		100		Mbps



6.16 Operating Characteristics


 $T_{\Delta} = 25^{\circ}C$

1 _A – 2						V _{CCA}					
PARAMETER TES			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V		
			V _{CCB}								
		TEST CONDITIONS	5 V	5 V 1.8 V 1.8 V 2.5 V 5 V		5 V	3.3 V to 5 V	UNIT			
			TYP TYP TYF				TYP	TYP	TYP		
C	A-port input, B-port output	C. = 0 f = 10 MHz	7.8	10	9	8	8	8	9	pF	
C_{pdA}	B-port input, A-port output	$C_L = 0, f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns},$	12	11	11	11	11	11	11		
C	A-port input, B-port output	OE = V _{CCA} (outputs enabled)	38.1	28	28	28	29	29	29		
C _{pdB}	B-port input, A-port output	(outputs enabled)	25.4	19	18	18	19	21	22		
C	A-port input, B-port output	C = 0 f = 10 MHz	0.01	0.01	0.01	0.01	0.01	0.01	0.01		
C _{pdA}	B-port input, A-port output	$C_L = 0, f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns},$ OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.01	~F	
_	A-port input, B-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF	
C _{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.04		

Submit Documentation Feedback




6.17 Typical Characteristics



Copyright © 2006–2014, Texas Instruments Incorporated Submit Documentation Feedback



7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , dv/dt \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuits and Voltage Waveforms




8 Detailed Description

8.1 Overview

The TXB0104 device is a 4-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to Tl's TXS010X products.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Architecture

The TXB0104 architecture (see Figure 5) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at V_{CCO} = 1.2 V to 1.8 V, 50 Ω at V_{CCO} = 1.8 V to 3.3 V, and 40 Ω at V_{CCO} = 3.3 V to 5 V.





Figure 5. Architecture of TXB0104 I/O Cell

8.3.2 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0104 are shown in Figure 6. For proper operation, the device driving the data I/Os of the TXB0104 must have drive strength of at least ± 2 mA.



- A. V_T is the input threshold voltage of the TXB0104 (typically $V_{CCI}/2$).
- V_D is the supply voltage of the external driver.

Figure 6. Typical I_{IN} vs V_{IN} Curve



Feature Description (continued)

8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0104 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.4 Enable and Disable

The TXB0104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs acutally get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

8.3.5 Pullup or Pulldown Resistors on I/O Lines

The TXB0104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0104.

For the same reason, the TXB0104 should not be used in applications such as I^2C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

8.4 Device Functional Modes

The TXB0104 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXB0104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended larger than $50~\mathrm{k}\Omega$.

9.2 Typical Application



9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the V_{CCA} ≤V_{CCB}.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the TXB0104 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXB0104 device is driving to determine the output voltage range.
 - Don't recommend to have the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than 50 k Ω .
- An external pulldown or pullup resistor decreases the output V_{OH} and V_{OL} . Use the below equations to draft estimate the V_{OH} and V_{OL} as a result of an external pulldown and pullup resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$$
$$V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$$



Where

- \bullet V_{CCx} is the output port supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor
- R_{PU} is the value of the external pull up resistor
- 4.5 k Ω is the counting the variation of the serial resistor 4 k Ω in the I/O line.

9.2.3 Application Curves




Figure 7. Level-Translation of a 2.5-MHz Signal



10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0104 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0$ V). The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies. And should be placed as close as possible to the V_{CCA},
 V_{CCB} pin and GND pin
- Short trace-lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the
 source driver.

11.2 Layout Example



Product Folder Links: TXB0104

powered up



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





29-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0104D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2KR	Samples
TXB0104YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2K ~ 2K7)	Samples
TXB0104ZXUR	ACTIVE	BGA MICROSTAR JUNIOR	ZXU	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

29-Oct-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0104:

Automotive: TXB0104-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jun-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

					1							1
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0104DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TXB0104PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXB0104RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXB0104RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1
TXB0104YZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2
TXB0104ZXUR	BGA MI CROSTA R JUNI OR	ZXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2

www.ti.com 17-Jun-2015




*All dimensions are nominal

7 til dillionolollo dio nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0104DR	SOIC	D	14	2500	367.0	367.0	38.0
TXB0104PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TXB0104RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TXB0104RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0
TXB0104YZTR	DSBGA	YZT	12	3000	182.0	182.0	20.0
TXB0104ZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	338.1	338.1	20.6

ZXU (S-PBGA-N12)

PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is a lead-free solder ball design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.



YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity