



Now









TS5A3160

SCDS216E-OCTOBER 2005-REVISED NOVEMBER 2017

TS5A3160 1-Ω SPDT Analog Switch

1 Features

- Low ON-State Resistance (1 Ω)
- Isolation in the Powered-Off Mode, $V_{+} = 0$
- Specified Make-Before-Break Switching
- Control Inputs are 5-V Tolerant
- Low Charge Injection
- **Excellent ON-Resistance Matching**
- Low Total Harmonic Distortion
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications 2

- Mobile Phones
- Consumer and Computing
- Portable Instrumentation

3 Description


The TS5A3160 device is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ONstate resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS5A3160DBV	SOT-23 (6)	2.90 mm × 1.60 mm
TS5A3160DCK	SC70 (6)	2.00 mm × 1.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram



2

Table of Contents

1	rea	tures
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics for 5-V Supply5
	6.6	Electrical Characteristics for 3.3-V Supply7
	6.7	Electrical Characteristics for 2.5-V Supply
	6.8	Electrical Characteristics for 1.8-V Supply 11
	6.9	Typical Characteristics 13
7	Para	ameter Measurement Information 15
8	Deta	ailed Description 18
	8.1	Overview 18

8.2	Functional Block Diagram	18
8.3	Feature Description	18
8.4	Device Functional Modes	18
App	lication and Implementation	19
9.1	Application Information	19
9.2	Typical Application	19
Pow	ver Supply Recommendations	20
Laye	out	20
11.1	Layout Guidelines	20
11.2	Layout Example	20
Dev	ice and Documentation Support	21
12.1	Device Support	21
12.2	Documentation Support	22
12.3	Community Resources	22
12.4	Trademarks	22
12.5	Electrostatic Discharge Caution	22
12.6	Glossary	22
Infor	mation	22
	8.3 8.4 App 9.1 9.2 Pow Laye 11.1 11.2 Dev 12.1 12.2 12.3 12.4 12.5 12.6 Mec	 12.1 Device Support

4 Revision History

. . -

Changes from Revision D (June 2015) to Revision E Page

Changes from Revision C (March 2012) to Revision D

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and


www.ti.com

18

Page



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	NO	I/O	Normally open switch port
2	GND	—	Ground
3	NC	I/O	Normally closed switch port
4	COM	I/O	Common switch port
5	V+	_	Power supply
6	IN	Ι	Switch select. High = COM connected to NO; Low = COM connected to NC.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽³⁾		-0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage ^{(3) (4) (5)}		-0.5	V ₊ + 0.5	V
Ι _Κ	Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$	-50		mA
I _{NC}	On-state switch current	-200	200		
I _{NO} I _{COM}	On-state peak switch current ⁽⁶⁾	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}	-400	400	mA
VI	Digital input voltage ⁽³⁾ ⁽⁴⁾		-0.5	6.5	V
I _{IK}	Digital input clamp current	V ₁ < 0	-50		mA
I+	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration < 10% duty cycle

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Switch input/output voltage	0	V+	V
V+	Supply voltage	1.65	5.5	V
VI	Control input voltage	0	5.5	V
T _A	Operating temperature	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS5A3	3160	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC-70)	UNIT
		6 PINS	6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	165	259	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics for 5-V Supply

 V_{\star} = 4.5 V to 5.5 V, T_{A} = –40°C to 85°C (unless otherwise noted) $^{(1)}$

PARA	METER	TEST CONI	DITIONS	TA	٧.	MIN	TYP	MAX	UNIT
ANALOG SWI	тсн								
V _{COM} , V _{NC} , V _{NO}	Analog signal range					0		V+	V
r .	Peak ON	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	4.5 V		0.8	1.1	Ω
r _{peak}	resistance	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full	4.5 V			1.5	32
r _{on}	ON-state	V_{NO} or V_{NC} = 2.5 V,	Switch ON,	25°C	4.5 V		0.7	0.9	Ω
on	resistance	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full				1.1	
	ON-state resistance			25°C	+		0.05	0.1	
∆r _{on}	match between channels	V_{NO} or $V_{NC} = 2.5$ V, $I_{COM} = -100$ mA,	Switch ON, see Figure 13	Full	4.5 V			0.1	Ω
	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, see Figure 13	25°C			0.15		
r _{on(flat)}	resistance flatness	$V_{\rm NO} \text{ or } V_{\rm NC} = 1 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C	4.5 V		0.1	0.25	Ω
	namess	2.5 V, I _{COM} = -100 mA,	see Figure 13	Full				0.25	
		V_{NC} or $V_{NO} = 1 V$,		25°C		-20	2	2 20	
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage	$V_{COM} = 4.5 V,$ or $V_{NO} = 4.5 V, V_{COM} = 1 V,$	Switch OFF, see Figure 14	Full	5.5 V	-100		100	nA
I _{NC(PWROFF)} ,	current	V_{NC} or $V_{NO} = 0$ to 5.5 V,	Switch OFF,	25°C	0 V	-1	0.2	1	
I _{NO(PWROFF)}		$V_{COM} = 5.5 V \text{ to } 0,$	see Figure 14	Full	UV	-20		20	μA
I _{NC(ON)} ,	NC, NO	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch ON,	25°C		-20	2	20	
I _{NO(ON)}	ON leakage current	V _{COM} = Open,	see Figure 15	Full	5.5 V	-100		100	nA
	COM	V _{COM} = 0 to 5.5 V,	Switch OFF,	25°C		-1	0.1	1	
ICOM(PWROFF)	OFF leakage current	$V_{\rm NC} \text{ or } V_{\rm NO} = 5.5 \text{ V to } 0,$	see Figure 14	Full	0 V	-20		20	μA
		V _{COM} = 1 V,		25°C		-20	2	20	
I _{COM(ON)}	COM ON leakage current	$\begin{array}{l} V_{NC} \text{ or } V_{NO} = \text{Open}, \\ \text{or} \\ V_{COM} = 4.5 \text{ V}, \\ V_{NC} \text{ or } V_{NO} = \text{Open}, \end{array}$	Switch ON, see Figure 15	Full	5.5 V	-100		100	nA
DIGITAL CON	TROL INPUT (IN)	(2)							
V _{IH}	Input logic high			Full		2.4		5.5	V
V _{IL}	Input logic low			Full		0		0.8	V
	Input leakage	V ₁ = 5.5 V or 0		25°C	5.5 V	-2		0.2	nA
I _{IH} , I _{IL}	current	vi = 5.5 v 0i 0		Full	0.0 V	100		100	ПА

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Electrical Characteristics for 5-V Supply (continued)

 V_{\star} = 4.5 V to 5.5 V, T_{A} = –40°C to 85°C (unless otherwise noted)^{(1)}

PAF	RAMETER	TEST CON	DITIONS	TA	V.	MIN	TYP	MAX	UNIT
DYNAMIC									
				25°C	5 V	2	3.5	6	
t _{ON}	Turnon time		$C_L = 35 \text{ pF},$ see Figure 17	Full	4.5 V to 5.5 V	1		8	ns
				25°C	5 V	3	8.5	13	
t _{OFF}	Turnoff time		C _L = 35 pF, see Figure 17	Full	4.5 V to 5.5 V	2		15	ns
	Maka bafara		0 25 25	25°C	5 V	2	7	12	
t _{MBB}	Make-before- break time		C _L = 35 pF, see Figure 18	Full	5 V to 5.5 V	2		15	ns
Q _C	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, see Figure 22	25°C	5 V		36.5		рС
$\begin{array}{c} C_{NC(OFF)},\\ C_{NO(OFF)} \end{array}$	NC, NO OFF capacitance	V_{NC} or V_{NO} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	5 V		18		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		55		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	5 V		55		pF
Cl	Digital input capacitance	$V_I = V_+ \text{ or } GND,$	See Figure 16	25°C	5 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	5 V		100		MHz
O _{ISO}	OFF isolation	$ \begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array} $	See Figure 20	25°C	5 V		-64		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array} $	See Figure 20	25°C	5 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 23	25°C	5 V	0.	004%		
SUPPLY					· 1				
I+	Positive supply current	$V_1 = V_+ \text{ or } GND$		25°C Full	5.5 V		10	50 500	nA
		1			1				

6.6 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 V$ to 3.6 V, $T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)⁽¹⁾

PARA	METER	TEST CON	DITIONS	TA	٧.	MIN	TYP	MAX	UNIT
ANALOG SWITC	ЭН								
V _{COM} , V _{NC} , V _{NO}	Analog signal range					0		V+	V
r _{peak}	Peak ON resistance	$\begin{array}{l} 0 \leq (V_{\rm NO} \mbox{ or } V_{\rm NC}) \leq V_{+}, \\ I_{\rm COM} = -100 \mbox{ mA}, \end{array}$	Switch ON, see Figure 13	25°C Full	3 V		1.3	1.6 2	Ω
r _{on}	ON-state resistance	V_{NO} or $V_{NC} = 2 V$, $I_{COM} = -100 \text{ mA}$,	Switch ON, see Figure 13	25°C Full	3 V		1.2	1.5 1.7	Ω
	ON-state			25°C			0.1	0.15	
Δr_{on}	resistance match between channels	V_{NO} or V_{NC} = 2 V, 0.8 V, I_{COM} = -100 mA,	Switch ON, see Figure 13	Full	3 V			0.15	Ω
	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, see Figure 13	25°C			0.2		
r _{on(flat)}	resistance flatness	$V_{NO} \text{ or } V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	3 V		0.15	0.3	Ω
	hailooo	$I_{COM} = -100 \text{ mA},$	see Figure 13	Full				0.3	
		V_{NC} or $V_{NO} = 1 V$,		25°C		-20	2	20	
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage	$ \begin{array}{l} V_{COM} = 3 \ V, \\ or \\ V_{NC} \ or \ V_{NO} = 3 \ V, \\ V_{COM} = 1 \ V, \end{array} $	Switch OFF, see Figure 14	Full	3.6 V	-50		50	nA
I _{NC(PWROFF)} ,	current	$V_{\rm NC}$ or $V_{\rm NO}$ = 0 to 3.6 V,	Switch OFF,	25°C	0.1/	-1	0.2	1	
I _{NO(PWROFF)}		$V_{COM} = 3.6 V \text{ to } 0,$	see Figure 14	Full	0 V	-15		15	μA
		V_{NC} or $V_{NO} = 1 V$,		25°C		-10	2	10	
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, see Figure 15	Full	3.6 V	-20		20	nA
	COM	V _{COM} = 0 to 3.6 V,	Switch OFF,	25°C		-1	0.2	1	
ICOM(PWROFF)	OFF leakage current	$V_{\rm NC} \text{ or } V_{\rm NO} = 3.6 \text{ V to 0},$		Full	0 V	-15		15	μA
		$V_{COM} = 1 V,$		25°C		-10	2	10	
I _{COM(ON)}	COM ON leakage current	V_{NC} or V_{NO} = Open, or V_{COM} = 3 V, V_{NC} or V_{NO} = Open,	Switch ON, see Figure 15	Full	3.6 V	-20		20	nA
DIGITAL CONTR	ROL INPUT (IN) ⁽²⁾								
V _{IH}	Input logic high			Full		2		5.5	V
V _{IL}	Input logic low			Full		0		0.8	V
I _{IH} , I _{IL}	Input leakage current	V _I = 5.5 V or 0		25°C	3.6 V	-2		2	nA
	Suiton			Full		-100		100	

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, (2) Implications of Slow or Floating CMOS Inputs, SCBA004.

TEXAS INSTRUMENTS

www.ti.com

Electrical Characteristics for 3.3-V Supply (continued)

 V_{\star} = 3 V to 3.6 V, T_{A} = –40°C to 85°C (unless otherwise noted)^{(1)}

PAF	RAMETER	TEST CON	DITIONS	TA	٧.	MIN	TYP	MAX	UNIT
DYNAMIC									
			0 25 pF	25°C	3.3 V	2	4.5	13	
t _{ON}	Turnon time	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, see Figure 17	Full	3 V to 3.6 V	1		15	ns
		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	3	9	15	
t _{OFF}	Turnoff time	$R_{L} = 50 \Omega,$	see Figure 17	Full	3 V to 3.6 V	2		20	ns
	Make-before-	$V_{COM} = V_+,$	$C_{l} = 35 \text{ pF},$	25°C	3.3 V	1	7	12	
t _{MBB}	break time	$R_{L} = 50 \Omega,$	see Figure 18	Full	3 V to 3.6 V	1		15	ns
Q _C	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, see Figure 22	25°C	3.3 V		20		рС
$\begin{array}{c} C_{NC(OFF)},\\ C_{NO(OFF)} \end{array}$	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55		pF
CI	Digital input capacitance	$V_1 = V_+ \text{ or } GND,$	See Figure 16	25°C	3.3 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	3.3 V		100		MHz
O _{ISO}	OFF isolation	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	See Figure 20	25°C	3.3 V		-64		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array} $	See Figure 20	25°C	3.3 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 23	25°C	3.3 V		0.01%		
SUPPLY		·				·		¹	
I+	Positive supply current	$V_1 = V_+ \text{ or } GND$		25°C Full	3.6 V		10	30 100	nA



6.7 Electrical Characteristics for 2.5-V Supply

 V_{+} = 2.3 V to 2.7 V, T_{A} = –40°C to 85°C (unless otherwise noted) $^{(1)}$

PARAMETER		TEST CO	٧.	MIN	TYP	MAX	UNIT				
ANALOG SWI	тсн										
V _{COM} , V _{NC} , V _{NO}	Analog signal range					0		V+	V		
_	Peak ON	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	0.0.1/		1.8	2.5	0		
r _{peak}	resistance	$I_{COM} = -8 \text{ mA},$	see Figure 13	Full	2.3 V			2.7	Ω		
	ON-state	V_{NO} or $V_{NC} = 1.8 V$,	Switch ON,	25°C	221		1.5	2	Ω		
r _{on}	resistance	$I_{COM} = -8 \text{ mA},$	see Figure 13	Full	2.3 V			2.4	Ω		
	ON-state			25°C			0.15	0.2			
Δr_{on}	resistance match between channels	V_{NO} or V_{NC} = 1.8 V, I_{COM} = -8 mA,	Switch ON, see Figure 13	Full	2.3 V			0.2	Ω		
	ON-state	$\begin{array}{l} 0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{+}, \\ I_{COM} = -8 \text{ mA}, \end{array}$	Switch ON, see Figure 13	25°C			2.6		_		
r _{on(flat)} resistance flatness		V _{NO} or V _{NC} = 0.8 V, 1.8 V,	Switch ON, see Figure 13	25°C	2.3 V		0.6	1	Ω		
	hathood	$I_{COM} = -8 \text{ mA},$		Full				1			
	NC, NO OFF leakage	V_{NC} or $V_{NO} = 0.5 V$,		25°C		-20	2	20			
I _{NC(OFF)} , I _{NO(OFF)}		OFF leakage	OFF leakage	NC, NO	V_{NC} or $V_{NO} = 2.2 V$,	Switch OFF, see Figure 14	Full	2.3 V	-50		50
I _{NC(PWROFF)} ,	_ current	$V_{\rm NC}$ or $V_{\rm NO} = 0$ to 2.7 V,	Switch OFF,	25°C	0 V	-1	0.1	1	μA		
I _{NO(PWROFF)}		$V_{COM} = 2.7 V \text{ to } 0,$	see Figure 14	Full		-10		10			
	Т	V_{NC} or $V_{NO} = 0.5 V$,		25°C		-10	2	10			
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 2.2 V,$ $V_{COM} = Open,$	Switch ON, see Figure 15	Full	2.7 V	-20		20	nA		
	СОМ	$V_{COM} = 0$ to 2.7 V,	Switch OFF,	25°C		-1	0.1	1			
ICOM(PWROFF)	OFF leakage current	$V_{\rm NC} \text{ or } V_{\rm NO} = 2.7 \text{ V to } 0,$	see Figure 14	Full	0 V	-10		10	μA		
		V _{COM} = 0.5 V,		25°C		-10	2	10			
I _{COM(ON)}	COM ON leakage current		Switch ON, see Figure 15	Full	2.7 V	-20		20	nA		
DIGITAL CON	TROL INPUT (IN) ⁽²⁾									
VIH	Input logic high			Full		1.8		5.5	V		
V _{IL}	Input logic low			Full		0		0.6	V		
I _{IH} , I _{IL}	Input leakage	V _I = 5.5 V or 0		25°C	2.7 V	-2		2	nA		
'IH, 'IL	current	-		Full		-20		20			

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Electrical Characteristics for 2.5-V Supply (continued)

 V_{\star} = 2.3 V to 2.7 V, T_{A} = –40°C to 85°C (unless otherwise noted)^{(1)}

PARAMETER		TEST CO	NDITIONS	TA	V.	MIN	TYP	MAX	UNIT
DYNAMIC		1							
t _{ON}	Turnon time	$V_{COM} = V_{+},$ R _L = 50 Ω,	C _L = 35 pF, see Figure 17	25°C Full	2.5 V 2.3 V to	2	6.5	15 17	ns
				25°C	2.7 V 2.5 V	3	11	18	
t _{OFF}	Turnoff time		C _L = 35 pF, see Figure 17	Full	2.3 V to 2.7 V	2		20	ns
				25°C	2.5 V	1	8	12	
t _{MBB}	Make-before- break time		C _L = 35 pF, see Figure 18	Full	2.3 V to 2.7 V	1		15	ns
Q _C	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, see Figure 22	25°C	2.5 V		12		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55		pF
CI	Digital input capacitance	$V_{I} = V_{+} \text{ or } GND,$	See Figure 16	25°C	2.5 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	2.5 V		100		MHz
O _{ISO}	OFF isolation	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 10 \ MHz, \end{array}$	See Figure 20	25°C	2.5 V		-64		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 20	25°C	2.5 V		-64		dB
THD	Total harmonic distortion		f = 20 Hz to 20 kHz, see Figure 23	25°C	2.5 V		0.02%		
SUPPLY		-							
I+	Positive supply current	$V_I = V_+ \text{ or } GND$		25°C Full	2.7 V		10	30 50	nA



TS5A3160 SCDS216E - OCTOBER 2005-REVISED NOVEMBER 2017

www.ti.com

6.8 Electrical Characteristics for 1.8-V Supply

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CO	NDITIONS	T _A	V.	MIN	TYP	MAX	UNIT
ANALOG SW	ІТСН								
V _{COM} , V _{NC} , V _{NO}	Analog signal range					0		V+	V
r	Peak ON	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	1.65 V		5		Ω
r _{peak}	resistance	$I_{COM} = -2 \text{ mA},$	see Figure 13	Full	1.05 V			15	Ω
r	ON-state	V_{NO} or V_{NC} = 1.5 V,	Switch ON,	25°C	1.65 V		2	2.5	Ω
r _{on}	resistance	$I_{COM} = -2 \text{ mA},$	see Figure 13	Full	1.00 V			3.5	32
	ON-state			25°C			0.15	0.4	
Δr_{on}	resistance match between channels	V_{NO} or V_{NC} = 1.5 V, I_{COM} = -2 mA,	Switch ON, see Figure 13	Full	1.65 V			0.4	Ω
	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON, see Figure 13	25°C			5		
r _{on(flat)} resistance flatness		$V_{NO} \text{ or } V_{NC} = 0.6 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C	1.65 V		4.5		Ω
	$I_{COM} = -2 \text{ mA},$		see Figure 13	Full					
		V_{NC} or $V_{NO} = 0.3 V$,		25°C		-5	2	5	
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current		Switch OFF, see Figure 14	Full	1.95 V	-20		20	nA
I _{NC(PWROFF)} ,	content	V_{NC} or V_{NO} = 0 to 1.95 V,	Switch OFF,	25°C	0 V	-1	0.1	1	μA
INO(PWROFF)		$V_{COM} = 1.95 V \text{ to } 0,$	see Figure 14	Full	0 0	-5		5	μα
		V_{NC} or $V_{NO} = 0.3 V$,		25°C		-5	2	5	
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current		Switch ON, see Figure 15	Full	1.95 V	-20		20	nA
	COM	V _{COM} = 0 to 1.95 V,	Switch OFF.	25°C		-1	0.1	1	
COM(PWROFF)	OFF leakage current	$V_{\rm NC}$ or $V_{\rm NO}$ =1.95 V to 0,	see Figure 14	Full	0 V	-5		5	μA
		V _{COM} = 0.3 V,		25°C		-5	2	5	
I _{COM(ON)}	COM ON leakage current	$\begin{array}{ccc} V_{NC} \text{ or } V_{NO} = \text{Open}, & \text{Switch ON}, \\ \text{or} & & \text{Switch ON}, \\ V_{COM} = 1.65 \text{ V}, & \text{see Figure 15} \\ V_{NC} \text{ or } V_{NO} = \text{Open}, \end{array}$		Full	1.95 V	-20		20 nA	
DIGITAL CON	ITROL INPUT (IN	l) ⁽²⁾		· · · ·					
V _{IH}	Input logic high			Full		1.5		5.5	V
V _{IL}	Input logic low			Full		0		0.6	V
lur lu	Input leakage	V ₁ = 5.5 V or 0		25°C	1.95 V	-2		2	nA
	current		Full	1.55 V	-20		20		

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, (2) Implications of Slow or Floating CMOS Inputs, SCBA004.


Electrical Characteristics for 1.8-V Supply (continued)

 V_{\star} = 1.65 V to 1.95 V, T_{A} = –40°C to 85°C (unless otherwise noted)^{(1)}

PARAMETER		TEST CO	NDITIONS	TA	V.	MIN	TYP	MAX	UNIT
DYNAMIC									
t _{ON} Turnon time		$\label{eq:V_COM} \begin{split} V_{COM} &= V_{+}, \\ R_{L} &= 50 \ \Omega, \end{split}$	C _L = 35 pF, see Figure 17	25°C Full	1.8 V 2.3 V to 2.7 V	6 5	13	24 27	ns
				25°C	1.8 V	6	15	27	
toff	Turnoff time		C _L = 35 pF, see Figure 17	Full	2.3 V to 2.7 V	5		30	ns
				25°C	1.8 V	2	7	12	
t _{MBB}	Make-before- break time	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	$C_L = 35 \text{ pF},$ see Figure 18	Full	2.3 V to 2.7 V	2		15	ns
Q _C	Charge injection	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, see Figure 22	25°C	1.8 V		5.5		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55		pF
C _{COM(ON)}	COM ON capacitance	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55		pF
CI	Digital input capacitance	$V_1 = V_+ \text{ or } GND,$	See Figure 16	25°C	1.8 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	1.8 V		105		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 10 MHz,	See Figure 20	25°C	1.8 V		-64		dB
X _{TALK}	Crosstalk	$ \begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array} $	See Figure 20	25°C	1.8 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 23	25°C	1.8 V		0.06%		
SUPPLY									
I ₊	Positive supply current	$V_{I} = V_{+} \text{ or } GND$		25°C Full	1.95 V		5	15 50	nA



6.9 Typical Characteristics




SCDS216E -OCTOBER 2005-REVISED NOVEMBER 2017



www.ti.com

Typical Characteristics (continued)





7 Parameter Measurement Information




Figure 13. ON-State Resistance (ron)





Figure 14. OFF-State Leakage Current (I_{NC(OFF)}, I_{NO(OFF)}, I_{COM(OFF)}, I_{NC(PWROFF)}, I_{NO(PWROFF)}, I_{COM(PWROFF)})









Figure 16. Capacitance (C_I, C_{COM(ON)}, C_{NC(OFF)}, C_{NO(OFF)}, C_{NC(ON)}, C_{NO(ON)})

TEXAS INSTRUMENTS


www.ti.com

Parameter Measurement Information (continued)



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- B. C_L includes probe and jig capacitance.

Figure 17. Turnon (t_{ON}) and Turnoff Time (t_{OFF})



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- B. C_L includes probe and jig capacitance.

Figure 18. Make-Before-Break Time (t_{MBB})




Figure 19. Bandwidth (BW)



Parameter Measurement Information (continued)




Figure 20. OFF Isolation (OISO)






Figure 21. Crosstalk (X_{TALK})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- A. C_L includes probe and jig capacitance.










8 Detailed Description

8.1 Overview

The TS5A3160 is a single-pole-double-throw (SPDT) solid-state analog switch. The TS5A3160, like all analog switches, is bidirectional. When powered on, each COM pin is connected to the NC pin. For this device, NC stands for *normally closed* and NO stands for *normally open*. If IN is low, COM is connected to NC. If IN is high, COM is connected to NO.

The TS5A3160 is a make-before-break switch. This means that during switching, a connection is made before the existing connection is broken. During this brief period, the NC and NO pins are connected to each other.

8.2 Functional Block Diagram



8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A3160 make this switch an excellent choice for analog signals that require minimal distortion. In addition, the low THD allows audio signals to be preserved more clearly as they pass through the device.

The 1.65-V to 5.5-V operation allows compatibility with more logic levels, and the bidirectional I/Os can pass analog signals from 0 V to V_{+} with low distortion.

8.4 Device Functional Modes

Table 1 lists the functional modes for the TS5A3160.

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

Table 1. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A3160 can be used in a variety of customer systems. The TS5A3160 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application




Figure 24. System Schematic for TS5A3160


9.2.1 Design Requirements


In this particular application, V_+ was 1.8 V, although V_+ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, IN is, by default, pulled low to GND. Choose the resistor size based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

9.2.3 Application Curve







10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.


Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a singlesupply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN pin must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states.



11.2 Layout Example

Figure 26. Trace Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
Δr _{on}	Difference of ron between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst- case input and output conditions
I _{NC(PWROFF)}	Leakage current measured at the NC port during the power-off condition, $V_{+} = 0$
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
INO(PWROFF)	Leakage current measured at the NO port during the power-off condition, $V_{+} = 0$
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(PWROFF)}	Leakage current measured at the COM port during the power-off condition, $V_{+} = 0$
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
VIH	Minimum input voltage for logic high for the control input (IN)
VIL	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
t _{MBB}	Make-before-break time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
CI	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.

Table 2. Parameter Description

TS5A3160 SCDS216E – OCTOBER 2005 – REVISED NOVEMBER 2017

www.ti.com

STRUMENTS

FXAS

Table 2. Parameter Description (continued)

SYMBOL	DESCRIPTION
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I+	Static power-supply current with the control (IN) pin at V+ or GND

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



1-Nov-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A3160DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR JAKH	Samples
TS5A3160DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR JAKH	Samples
TS5A3160DBVTE4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR JAKH	Samples
TS5A3160DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAKR JAKH	Samples
TS5A3160DCKJ	ACTIVE	SC70	DCK	6	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK, JKR) JKH	Samples
TS5A3160DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK, JKR) JKH	Samples
TS5A3160DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK, JKR) JKH	Samples
TS5A3160DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK, JKR) JKH	Samples
TS5A3160DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JKK, JKR) JKH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



1-Nov-2017

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina	l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3160DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DCKJ	SC70	DCK	6	10000	330.0	8.4	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3160DCKJ	SC70	DCK	6	10000	330.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3160DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
TS5A3160DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3160DCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TS5A3160DCKT	SC70	DCK	6	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Nov-2017



All ultrensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3160DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TS5A3160DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TS5A3160DCKJ	SC70	DCK	6	10000	182.0	182.0	20.0
TS5A3160DCKJ	SC70	DCK	6	10000	358.0	335.0	35.0
TS5A3160DCKR	SC70	DCK	6	3000	205.0	200.0	33.0
TS5A3160DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TS5A3160DCKT	SC70	DCK	6	250	202.0	201.0	28.0
TS5A3160DCKT	SC70	DCK	6	250	205.0	200.0	33.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - È Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated