











SBVS087L-JUNE 2008-REVISED JANUARY 2015

**TPS735** 

# TPS735 500-mA, Low Quiescent Current, Ultra-Low Noise, High PSRR, **Low-Dropout Linear Regulator**

#### **Features**

Input Voltage: 2.7 V to 6.5 V

500-mA Low-Dropout Regulator With EN

Low Io: 46 µA

Multiple Output Voltage Versions Available:

Fixed Outputs of 1.2 V to 4.3 V

Adjustable Outputs from 1.25 V to 6 V

High PSRR: 68 dB at 1 kHz Ultra-low Noise: 13.2 µV<sub>RMS</sub> Fast Start-Up Time: 45 µs

Stable with a Standard, 2.2-µF, Low-ESR Output Capacitor

**Excellent Load and Line Transient Response** 

2% Overall Accuracy (Load, Line, and Temperature,  $V_{OUT} > 2.2 \text{ V}$ 

Very Low Dropout: 280 mV at 500 mA

2-mm x 2-mm SON-6 and 3-mm × 3-mm SON-8 Packages

# Applications

- **Printers**
- WiFi®. WiMax Modules
- Cellular Phones, Smart Phones
- Microprocessor Power

## **Typical Application** Optional input capacitor, CIN,

# 3 Description


The TPS735 family of low-dropout (LDO), low-power linear regulators offers excellent ac performance with very low ground current. High power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient responses are provided while consuming a very low 46-µA (typical) ground current.

The TPS735 family of devices is stable with ceramic capacitors and uses an advanced BiCMOS fabrication process to yield a typical dropout voltage of 280 mV at 500-mA output. The TPS735 family of devices uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% (V<sub>OUT</sub> > 2.2 V) over all load, line, process, and temperature variations. This family of devices is fully specified from  $T_A = -40$ °C to 125°C and is offered in a low-profile, 3-mm × 3-mm SON-8 package and a 2-mm x 2-mm SON-6 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TD0725	VSON (6)	2.00 mm × 2.00 mm	
TPS735	VSON (8)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



to improve source



# **Table of Contents**

1	Features 1	9 Application and Implementation	13
2	Applications 1	9.1 Application Information	13
3	Description 1	9.2 Typical Applications	13
4	Typical Application1	10 Power-Supply Recommendations	16
5	Revision History2	11 Layout	16
6	Pin Configuration and Functions 4	11.1 Layout Guidelines	16
7	Specifications5	11.2 Layout Example	16
•	7.1 Absolute Maximum Ratings	11.3 Power Dissipation	17
	7.2 ESD Ratings	11.4 Estimating Junction Temperature	18
	7.3 Recommended Operating Conditions	11.5 Package Mounting	19
	7.4 Thermal Information	12 Device and Documentation Support	20
	7.5 Electrical Characteristics	12.1 Device Support	20
	7.6 Typical Characteristics8	12.2 Documentation Support	20
8	Detailed Description 10	12.3 Trademarks	20
•	8.1 Overview	12.4 Electrostatic Discharge Caution	20
	8.2 Functional Block Diagrams	12.5 Glossary	20
	8.3 Feature Description11	13 Mechanical, Packaging, and Orderable Information	20
	8.4 Device Functional Modes 12		

# **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision K (August, 2013) to Revision L

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information sections	1
•	Added first bullet item in Features list	1
•	Changed fourth bullet item in Features list to "fixed outputs of 1.2 V"	1
•	Changed eighth bullet item in Features list	1
•	Changed last bullet in Features list	1
•	Changed last Applications list item	1
•	Changed Pin Configuration and Functions section; updated table format and pin descriptions to meet new standards	4
•	Changed C <sub>NR</sub> value notation from 0.01 µF to 10 nF throughout <i>Electrical Characteristics</i>	7
•	Changed feedback voltage parameter values and measured test conditions	7
•	Changed output current limit maximum specified value	7
•	Changed power-supply rejection ratio typical specified values for 100 Hz, 10 kHz, and 100 kHz frequency test	
	conditions	7
•	Added note (1) to Figure 1	3
•	Changed y-axis title for Figure 6	3
•	Changed y-axis title for Figure 7	3
•	Changed footnote for Figure 13	)
•	Changed reference to noise-reduction capacitor (C <sub>NR</sub> ) to feed-forward capacitor (C <sub>FF</sub> ) in Transient Response	1
•	Changed noise-reduction capacitor to feed-forward capacitor in Figure 16	3
•	Changed references to "noise-reduction capacitor" (C <sub>NR</sub> ) to "feed-forward capacitor" (C <sub>FF</sub> ) and section title from "Feedback Capacitor Requirements" to "Feed-forward Capacitor Requirements" in <i>Feed-Forward Capacitor Requirements</i> (TPS73501 Only) section	4
•	Changed C <sub>NR</sub> value notation from 0.01 µF to 10 nF in <i>Output Noise</i> section	



Added last sentence to first paragraph of Startup and Noise Reduction Capacitor section  Changes from Revision I (April, 2011) to Revision J	11 Page
Changes from Revision I (April, 2011) to Revision J	Page
Replaced the Dissipation Ratings with Thermal InformationThermal Information	6
• Revised conditions for <i>Typical Characteristics</i> to include statement about TPS73525 device availability.	8
Added Estimating Junction Temperature section	18
• Updated Power Dissipation section	19
Changes from Revision H (November, 2009) to Revision I	Page
• Corrected typo in <i>Electrical Characteristics</i> table for V <sub>OUT</sub> specification, DRV package test conditions, V <sub>OUT</sub>	<sub>OUT</sub> ≤ 2.2V 7
Changes from Revision G (March 2009) to Revision H	Page
Revised bullet point in Features list to show very low dropout of 280mV	1
Changed dropout voltage typical specification from 250mV to 280mV	7




# 6 Pin Configuration and Functions

DRB PACKAGE 3-mm × 3-mm VSON-8 (TOP VIEW)

OUT	1	8	IN
N/C	2	7	N/C
NR/FB	3 GND	6	N/C
GND	4	5	EN

DRV PACKAGE 2-mm × 2-mm VSON-6 (TOP VIEW)



N/C - No internal connection

#### **Pin Functions**

PIN		PIN		PIN		
NAME	NO I/O	NO I/O DESCRIPTION  DRV DRB		NO		DESCRIPTION
INAIVIE	DRV					
IN	6	8	1	Input supply. A 0.1- $\mu$ F to 1- $\mu$ F, low ESR capacitor should be placed from this pin to ground, near the device.		
GND	3, Pad	4	_	Ground. The pad must be tied to GND.		
EN	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. The EN pin can be connected to the IN pin if not used.					
NR	R 2 3 — this pin bypasses noise generated by the internal band gap and allows the c		This pin is only available for the fixed voltage versions. Connecting an external capacitor to this pin bypasses noise generated by the internal band gap and allows the output noise to be reduced to very low levels. The maximum recommended capacitor is 0.01 $\mu$ F.			
FB	2	3	I	This pin is only available for the adjustable version. The FB pin is the input to the control-loop error amplifier, and is used to set the output voltage of the device. This pin must not be left floating.		
OUT	1	1	0	This pin is the output of the regulator. A small, 2.2- $\mu$ F ceramic capacitor is required from this pin to ground to assure stability. The minimum output capacitance needed for stability is 2 $\mu$ F.		
N/C	5	2, 6, 7	_	Not internally connected.		



# 7 Specifications

## 7.1 Absolute Maximum Ratings

At  $-40^{\circ}$ C  $\leq T_1$  and  $T_{\Delta} \leq 125^{\circ}$ C (unless otherwise noted). All voltages are with respect to GND. (1)

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	+7	V
Voltage	V <sub>EN</sub>	-0.3	$V_{IN} + 0.3$	V
Voltage	$V_{FB}$	-0.3	+1.6	V
	V <sub>OUT</sub>	-0.3	V <sub>IN</sub> + 0.3	V
Current	l <sub>out</sub>	Interna	Internally limited	
Continuous total power dissipation	P <sub>D(tot)</sub>	See Therm	See Thermal Information	
Tomporatura	Operating junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-55	150	°C

Stresses beyond those listed as absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated as recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.7		6.5	V
$V_{OUT}$	Output voltage	$V_{FB}$		6	٧
I <sub>OUT</sub>	Output current <sup>(1)</sup>	0		500	mA
T <sub>A</sub>	Operating free-air temperature	-40		125	°C
C <sub>IN</sub>	Input capacitor		1		μF
C <sub>OUT</sub>	Output capacitor		2		μF
C <sub>NR</sub>	Noise reduction capacitor		10		nF
C <sub>FF</sub> <sup>(2)</sup>	Feed-forward capacitor	3	22	1000	pF
R <sub>2</sub> <sup>(2)</sup>			110		kΩ

When operating at  $T_J$  near 125°C,  $I_{OUT(min)}$  is 500  $\mu A.$  Adjustable version only (TPS73501).

Copyright © 2008-2015, Texas Instruments Incorporated

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		TPS	TPS735 <sup>(2)</sup>		
	THERMAL METRIC <sup>(1)</sup>	DRB VSON	DRV <sup>(3)</sup> VSON	UNIT	
		8 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (4)	52.2	65.1		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance (5)	59.4	85.6		
$R_{\theta JB}$	Junction-to-board thermal resistance (6)	19.3	34.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter <sup>(7)</sup>	2	1.6	3C/VV	
ΨЈВ	Junction-to-board characterization parameter (8)	19.3	35.1		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance (9)	11.8	5.8		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.
- (2) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
    - ii. DRV: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array. Due to size limitation of thermal pad, 0.8-mm pitch array is used which is off the JEDEC standard.
  - (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
    - ii DRV: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3-in × 3-in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* and *Estimating Junction Temperature* sections
- 3) Power dissipation may limit operating range.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



# 7.5 Electrical Characteristics

Over operating temperature range ( $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.7 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2$   $\mu F$ , and  $C_{NR} = 10$  nF, unless otherwise noted. For the adjustable version (TPS73501),  $V_{OUT} = 3$  V. Typical values are at  $T_{A} = 25^{\circ}C$ .


	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage <sup>(1)</sup>			2.7		6.5	V
$V_{FB}$	Internal reference (adjustable version only)	T <sub>J</sub> = 25°C		1.196	1.208	1.220	V
V <sub>OUT</sub>	Output voltage range (adjustable version only)			V <sub>FB</sub>		6	V
	DC output accuracy <sup>(1)</sup>	1 mA ≤ I <sub>OUT</sub> ≤ 500 mA,	V <sub>OUT</sub> > 2.2 V	-2%	±1%	2%	
	De output accuracy	$V_{OUT} + 0.5 \text{ V} \le V_{IN} < 6.5 \text{ V}$	V <sub>OUT</sub> ≤ 2.2 V	-3%	±1%	3%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation <sup>(1)</sup>	$V_{OUT(nom)} + 0.5 V \le V_{IN} \le 6.5 V$	1		0.02		%/V
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	500 μA ≤ I <sub>OUT</sub> ≤ 500 mA			0.005		%/mA
$V_{DO}$	Dropout voltage <sup>(2)</sup> (V <sub>IN</sub> = V <sub>OUT(nom)</sub> - 0.1 V)	I <sub>OUT</sub> = 500 mA			280	500	mV
I <sub>LIM</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}, V_{IN} = V_{IN} \ge 2.7 \text{ V}$	$V_{OUT(nom)}$ + 0.9 V,	800	1170	1900	mA
I <sub>GND</sub>	Ground pin current	10 mA ≤ I <sub>OUT</sub> ≤ 500 mA			45	65	μA
I <sub>SHDN</sub>	Shutdown current	V <sub>EN</sub> ≤ 0 V 0.15		1	μΑ		
I <sub>FB</sub>	Feedback pin current (adjustable version only)	V <sub>OUT(nom)</sub> = 1.2 V		-0.5		0.5	μΑ
			f = 100 Hz		66		
DODD	Davis and a significant	$V_{IN} = 3.85 \text{ V}, V_{OUT} = 2.85 \text{ V},$	f = 1k Hz		68		-10
PSRR	Power-supply rejection ratio	$C_{NR} = 0.01 \mu F,$ $I_{OUT} = 100 \text{ mA}$	f = 10 kHz		44	di	dB
			f = 100 kHz		22		
V	Outroit a siss valta as	BW = 10 Hz to	C <sub>NR</sub> = 10 nF	1	1 × V <sub>OUT</sub>		
$V_n$	Output noise voltage	100 kHz, V <sub>OUT</sub> = 2.8 V	C <sub>NR</sub> = none	ę	95 × V <sub>OUT</sub>		$\mu V_{RMS}$
		C <sub>NR</sub> = none	-		45		
	0	C <sub>NR</sub> = 1 nF			45		
t <sub>STR</sub>	Start-up time	C <sub>NR</sub> = 10 nF			50		μs
		C <sub>NR</sub> = 47 nF		50			
V <sub>EN(HI)</sub>	Enable high (enabled)			1.2			V
V <sub>EN(LO)</sub>	Enable low (shutdown)					0.4	V
I <sub>EN(HI)</sub>	Enable pin current, enabled	V <sub>EN</sub> = V <sub>IN</sub> = 6.5 V			0.03	1	μA
<b>-</b>	T	Shutdown, temperature increa	asing		165		20
$T_{sd}$	Thermal shutdown temperature	Reset, temperature decreasing	g		145		°C
UVLO	Undervoltage lockout	V <sub>IN</sub> rising		1.9	2.2	2.65	V
V <sub>hys</sub>	Hysteresis	V <sub>IN</sub> falling			70		mV
,-	*						

<sup>(1)</sup> Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.7 V, whichever is greater. (2)  $V_{DO}$  is not measured for this family of devices with  $V_{OUT(nom)} < 2.8$  V because the minimum  $V_{IN} = 2.7$  V.



# 7.6 Typical Characteristics


Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$  or 2.7 V, whichever is greater;  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}, C_{OUT} = 2.2 \mu\text{F}$ ,  $C_{NR} = 10 \text{ nF}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .





# **Typical Characteristics (continued)**

Over operating temperature range (T<sub>J</sub>=  $-40^{\circ}$ C to  $125^{\circ}$ C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.7 V, whichever is greater;  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2$  µF,  $C_{NR} = 10$  nF, unless otherwise noted. Typical values are at  $T_{J} = 25^{\circ}$ C.







Figure 7. TPS73501 Dropout Voltage vs Output Current

Figure 8. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 1 V)$ 







Figure 9. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 0.5 \text{ V})$ 

Figure 10. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 0.3 \text{ V})$ 







Figure 12. TPS73525 RMS Noise vs C<sub>OUT</sub>

# 8 Detailed Description

#### 8.1 Overview

The TPS735 family of low dropout (LDO) regulators combines the high performance required by many radio frequency (RF) and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection and very low headroom ( $V_{IN} - V_{OUT}$ ). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR. A quick-start circuit fast-charges this capacitor at start-up. The combination of high performance and low ground current also make the TPS735 family of devices an excellent choice for portable applications. All versions have thermal and overcurrent protection and are fully specified from  $-40^{\circ}\text{C} \leq T_{I} \leq 125^{\circ}\text{C}$ .

## 8.2 Functional Block Diagrams



(1) The 1.2-V fixed voltage version has a 1.0-V bandgap instead of a 1.208-V circuit.

Figure 13. Fixed Voltage Versions




Figure 14. Adjustable Voltage Versions



#### 8.3 Feature Description

#### 8.3.1 Internal Current Limit

The TPS735 internal current-limit helps protect the regulator during fault conditions. During current-limit, the output sources a fixed amount of current that is largely independent of the output voltage. For reliable operation, do not operate the device in current-limit for extended periods of time.

The PMOS pass element in the TPS735 family of devices has a built-in body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting is appropriate.

#### 8.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, the EN pin can be connected to the IN pin.

## 8.3.3 Dropout Voltage

The TPS735 family of devices uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance  $(R_{(IN/OUT)})$  of the PMOS pass element.  $V_{DO}$  scales with the output current because the PMOS device behaves like a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is shown in the *Typical Characteristics* section (see Figure 8 through Figure 10).

#### 8.3.4 Start-up and Noise Reduction Capacitor

Fixed voltage versions of the TPS735 use a quick-start circuit to fast-charge the noise reduction capacitor,  $C_{NR}$ , if present (see the *Functional Block Diagrams*). This architecture allows the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low-leakage  $C_{NR}$  capacitor must be used. Most ceramic capacitors are appropriate in this configuration. A high-quality, COG-type (NPO) dielectric ceramic capacitor is recommended for  $C_{NR}$  when used in environments where abrupt changes in temperature can occur.

For the fastest start-up,  $V_{IN}$  should be applied first, then the enable pin (EN) driven high. If EN is tied to IN, start-up is somewhat slower. Refer to the *Typical Applications* section. The quick-start switch is closed for approximately 135  $\mu$ s. To ensure that  $C_{NR}$  is fully charged during the quick-start time, use a capacitor with a value of no more than 0.01  $\mu$ F.

#### 8.3.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the transient response duration. In the adjustable version, adding  $C_{FF}$  between the OUT and FB pins improves stability and transient response performance. The transient response of the TPS735 family of devices is enhanced by an active pulldown that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pull-down device behaves like a  $400-\Omega$  resistor to ground.

#### 8.3.6 Undervoltage Lockout

The TPS735 family of devices uses an undervoltage lockout circuit to keep the output disabled until the internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that the UVLO typically ignores undershoot transients on the input if the transients are less than 50 µs in duration.

#### 8.3.7 Minimum Load

The TPS735 family of devices is stable and well-behaved with no output load. To meet the specified accuracy, a minimum load of  $500~\mu\text{A}$  is required. Below  $500~\mu\text{A}$  and at junction temperatures near  $125^{\circ}\text{C}$ , the output can drift up enough to cause the output pulldown to turn on. The output pulldown limits voltage drift to 5% (typically) but ground current can increase by approximately  $50~\mu\text{A}$ . In most applications, the junction does not reach high temperatures at light loads because very little power is dissipated. Therefore, the specified ground current is valid at no load in most applications.

Copyright © 2008–2015, Texas Instruments Incorporated

## **Feature Description (continued)**

#### 8.3.8 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the thermal margin in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 40°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS735 has been designed to protect against overload conditions. This protection circuitry is not intended to replace proper heatsinking. Continuously running the TPS735 into thermal shutdown degrades device reliability.

#### 8.4 Device Functional Modes

#### 8.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO voltage and has not decreased below the UVLO threshold minus V<sub>hvs</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- · The device junction temperature is in the specified range.

#### 8.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is equal to the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and the LDO behaves like a resistor. Line or load transients in dropout can result in large output voltage deviations.

#### 8.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO threshold minus V<sub>hys</sub>, or has not yet exceeded the UVLO threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 lists the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER					
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>		
Normal mode	$V_{IN} > V_{OUTnom} + V_{DO}$ and $V_{IN} > UVLO$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C		
Dropout mode	$UVLO < V_{IN} < V_{OUTnom} + V_{DO}$	$V_{EN} > V_{EN(HI)}$		T <sub>J</sub> < 165°C		
Disabled mode (any true condition disables the device)	$V_{IN} < UVLO - V_{hys}$	V <sub>EN</sub> < V <sub>EN(LO)</sub>		T <sub>J</sub> > 165°C		

Product Folder Links: TPS735



# **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS735 family of LDO regulators provides a design with an ultra-low noise, high PSRR, low-dropout linear regulation with a very small ground current (46 µA, typical).

The devices are stable with ceramic capacitors, and have a dropout voltage of 280 mV at the full output rating of 500 mA. The features of the TPS735 family of devices enables the LDO regulators to be suitable for a wide variety of applications, with minimal design complexity.

# 9.2 Typical Applications

Figure 15 shows the basic circuit connections for fixed-voltage models. Figure 16 shows the connections for the adjustable output version (TPS73501). R<sub>1</sub> and R<sub>2</sub> can be calculated for any output voltage using the formula in Figure 16.




Figure 15. Typical Application Circuit for Fixed-Voltage Versions




Figure 16. Typical Application Circuit for Adjustable-Voltage Versions



# **Typical Applications (continued)**

#### 9.2.1 Design Requirements

## 9.2.1.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, connecting a 0.1-µF to 1-µF low-equivalent series-resistance (ESR) capacitor across the input supply near the regulator is good analog design practice. This capacitor counteracts reactive input sources and improves transient response and ripple rejection. A higher-value capacitor can be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor can be necessary to ensure stability.

TheTPS735 family of devices is designed to be stable with standard ceramic output capacitors of values 2  $\mu$ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR of the output capacitor is < 1  $\Omega$  and, therefore, the output capacitor type must either be ceramic or conductive polymer electrolytic.

#### 9.2.1.2 Feed-Forward Capacitor Requirements (TPS73501 Only)

The feed-forward capacitor ( $C_{FF}$ ), shown in Figure 16, is required for stability. For a parallel combination of  $R_1$  and  $R_2$  equal to 250 k $\Omega$ , any value between 3 pF to 1 nF can be used. Fixed-voltage versions have an internal 30-pF feed-forward capacitor that is quick-charged at start-up. Larger value capacitors also improve noise slightly. The TPS73501 device is stable in unity-gain configurations (the OUT pin is tied to the FB pin) without  $C_{FF}$ .

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Output Noise

In most LDO regulators, the band gap is the dominant noise source. If a noise-reduction capacitor ( $C_{NR}$ ) is used with the TPS735 family of devices, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output-resistor divider and the error-amplifier input. To minimize noise in a given application, use a 10-nF noise reduction capacitor. For the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2  $\mu$ A of divider current has the same noise performance as a fixed voltage version with a  $C_{NR}$ . To further optimize noise, ESR of the output capacitor can be set to approximately 0.2  $\Omega$ . This configuration maximizes phase margin in the control loop, reducing the total output noise up to 10%. The maximum recommended capacitor is 10 nF.

Equation 1 calculates the approximate integrated output noise from 10 Hz to 100 kHz with a  $C_{NR}$  value of 10 nF.

$$V_n (\mu V_{RMS}) = 11 (\mu V_{RMS} / V) \times V_{OUT} (V)$$
(1)


The TPS73501 adjustable version does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the previously listed recommendations.



# **Typical Applications (continued)**

#### 9.2.3 Application Curves

At  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.7 V, whichever is greater;  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2$   $\mu$ F,  $C_{NR} = 10$  nF, and  $T_J = 25^{\circ}$ C, unless otherwise noted.



Copyright © 2008–2015, Texas Instruments Incorporated

# 10 Power-Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise.

# 11 Layout


## 11.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the exposed thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

#### 11.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), designing the board with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  is recommended, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

#### 11.2 Layout Example



(1)  $C_{IN}$  and  $C_{OUT}$  are 0603 capacitors and  $C_{NR}$  is a 0402 capacitor. The footprint is shown to scale with package size.

Figure 22. TPS735 Fixed Version Layout Reference Diagram



## 11.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation can be approximated by the product of the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

#### NOTE

When the device is used in a condition of high input and low output voltages,  $P_D$  can exceed the junction temperature rating even when the ambient temperature is at room temperature.

Equation 3 is an example calculation for the power dissipation (P<sub>D</sub>) of the DRB package.

$$P_D = (6.5 \text{ V} - 1.2 \text{ V}) \times 500 \text{ mA} = 2.65 \text{ W}$$
 (3)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output performance.


On the DRB package, the primary conduction path for heat is through the exposed thermal pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum allowable junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device. Use Equation 4 to calculate the maximum junction-to-ambient thermal resistance.

$$R_{\theta JA} = \frac{\left(125^{\circ}C - T_{A}\right)}{P_{D}} \tag{4}$$

Copyright © 2008–2015, Texas Instruments Incorporated Submit Doc

# **Power Dissipation (continued)**

Knowing the maximum R<sub>0JA</sub>, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 23.



Note:  $\theta_{JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 in x 3 in) is a JEDEC standard.

Figure 23.  $\theta_{JA}$  vs Board Size

Figure 23 illustrates the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

#### NOTE

When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Estimating Junction Temperature* section.

## 11.4 Estimating Junction Temperature

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 5), which are more accurate than the value of  $T_J$  through calculation with  $\theta_{JA}$ .

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

where:

- P<sub>D</sub> is the power dissipation calculated with Equation 2,
- T<sub>T</sub> is the temperature at the center-top of the device package, and
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the device package on the PCB surface (as shown in Figure 25).

#### NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com.



# **Estimating Junction Temperature (continued)**

According to Figure 24, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have very little dependency on copper area. Using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 5 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$  on an application board.





Figure 24.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size



- (a) Example DRB (SON) Package Measurement
- (b) Example DRV (SON) Package Measurement
- (1) Power dissipation may limit operating range. Check *Thermal Information* table.

Figure 25. Measuring Points for  $T_T$  and  $T_B$ 

## 11.5 Package Mounting

Solder pad footprint recommendations for the TPS735 family of devices are available from the TI website at www.ti.com.

Copyright © 2008–2015, Texas Instruments Incorporated



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 Evaluation Modules

Two evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TPS735. The TPS73501EVM-276 evaluation module and the TPS73525EVM-276 Evaluation Module (and related user guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

#### 12.1.2 Device Nomenclature

Table 2. Device Nomenclature (1)

PRODUCT	V <sub>OUT</sub>
TPS735 <b>xx(x)</b> yyyz	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 33 = 3.3 V; 125 = 1.25 V).</li> <li>yyy is the package designator.</li> <li>z is the tape and reel quantity (R = 3000, T = 250).</li> <li>01 is the adjustable version.</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation, see the following:

- Application note. IC Package Thermal Metrics. Literature number SPRA953.
- Application note. Using New Thermal Metrics. Literature number SBVA025.
- TPS735EVM-276 User Guide. Literature number SLVU256.

#### 12.3 Trademarks

WiFi is a registered trademark of WiFi Alliance.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS735





13-Jun-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS73501DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	СВК	Samples
TPS73501DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	СВК	Samples
TPS73501DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDR	Samples
TPS73501DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDR	Samples
TPS73512DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTT	Samples
TPS73512DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTT	Samples
TPS73515DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWH	Samples
TPS73515DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QWH	Samples
TPS73525DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	СВМ	Samples
TPS73525DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	СВМ	Samples
TPS73525DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	СВМ	Samples
TPS73525DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NSW	Samples
TPS73525DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NSW	Samples
TPS73527DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAK	Samples
TPS73527DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		RAK	Samples
TPS735285DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		RAW	Samples
TPS735285DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAW	Samples



# PACKAGE OPTION ADDENDUM

13-Jun-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS73533DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVY	Samples
TPS73533DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVY	Samples
TPS73533DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVY	Samples
TPS73533DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVY	Samples
TPS73534DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTU	Samples
TPS73534DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTU	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

13-Jun-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF TPS735:**

Automotive: TPS735-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel viidti (vv i)




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73501DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73501DRBT	SON	DRB	8	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS73501DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73501DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73501DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73501DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73512DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73512DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73515DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73515DRBT	SON	DRB	8	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS73525DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73525DRBT	SON	DRB	8	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS73525DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73525DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73527DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73527DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73527DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS735285DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS735285DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73533DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73533DRBT	SON	DRB	8	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS73533DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73533DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73533DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73533DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS73534DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73534DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73501DRBR	SON	DRB	8	3000	338.0	355.0	50.0
TPS73501DRBT	SON	DRB	8	250	338.0	355.0	50.0
TPS73501DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS73501DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS73501DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS73501DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS73512DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73512DRBT	SON	DRB	8	250	210.0	185.0	35.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73515DRBR	SON	DRB	8	3000	338.0	355.0	50.0
TPS73515DRBT	SON	DRB	8	250	338.0	355.0	50.0
TPS73525DRBR	SON	DRB	8	3000	338.0	355.0	50.0
TPS73525DRBT	SON	DRB	8	250	338.0	355.0	50.0
TPS73525DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS73525DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS73527DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS73527DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS73527DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS735285DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS735285DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS73533DRBR	SON	DRB	8	3000	338.0	355.0	50.0
TPS73533DRBT	SON	DRB	8	250	338.0	355.0	50.0
TPS73533DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TPS73533DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS73533DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS73533DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS73534DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS73534DRBT	SON	DRB	8	250	210.0	185.0	35.0

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DRB (S-PVSON-N8)


# PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-2/T 08/15

NOTE: All linear dimensions are in millimeters



# DRB (S-PVSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- S: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# DRV (S-PWSON-N6)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# DRV (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.