



Order







#### SN74LVC1G373

SCES528F - DECEMBER 2003 - REVISED MAY 2017

# SN74LVC1G373 Single D-Type Latch With 3-State Output

#### 1 Features

- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Max t<sub>pd</sub> of 4 ns at 3.3 V
- Low Power Consumption: 10-µA Maximum I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode and Back **Drive Protection**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

#### 2 Applications

- Servers
- Printers
- **Telecom and Grid Infrastructure**
- Memory Addressing
- **Buffer Registers**
- **Electronic Point of Sale**

### 3 Description

The SN74LVC1G373 device is a single D-type latch designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.


OE does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### Device Information(1)

PACKAGE NUMBER	PACKAGE	BODY SIZE (NOM)			
SN74LVC1G373DBV	SOT-23 (6)	2.90 mm × 1.60 mm			
SN74LVC1G373DCK	SC70 (6)	2.00 mm × 1.25 mm			
SN74LVC1G373YZP	DSBGA (6)	1.41 mm × 0.91 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)





2

# Table of Contents

1	Feat	ures 1	
2	Арр	lications 1	
3	Desc	cription 1	
4	Revi	sion History 2	
5	Pin (	Configuration and Functions 3	5
6	Spee	cifications	ł
	6.1	Absolute Maximum Ratings 4	ł
	6.2	ESD Ratings 4	
	6.3	Recommended Operating Conditions 5	ì
	6.4	Thermal Information 5	,
	6.5	Electrical Characteristics 6	i
	6.6	Timing Requirements: $T_A = -40^{\circ}C$ to $+85^{\circ}C$	i
	6.7	Timing Requirements: $T_A = -40^{\circ}C$ to $+125^{\circ}C$	i
	6.8	Switching Characteristics: $T_A = -40^{\circ}C$ to $+85^{\circ}C$ 7	
	6.9	Switching Characteristics: $T_A = -40^{\circ}C$ to $+85^{\circ}C$ 7	
	6.10	Switching Characteristics: $T_A = -40^{\circ}C$ to $+125^{\circ}C$ 8	
	6.11	Operating Characteristics8	,
	6.12	Typical Characteristics9	)
7	Para	meter Measurement Information 10	)
8	Deta	iled Description 12	

	8.1	Overview 1	2
	8.2	Functional Block Diagram 1	2
	8.3	Feature Description 1	2
	8.4	Device Functional Modes 1	3
9	App	lication and Implementation1	4
	9.1	Application Information 1	4
	9.2	Typical Application 1	4
10	Pow	er Supply Recommendations 1	6
11	Laye	out 1	6
	11.1	Layout Guidelines1	6
	11.2	Layout Example 1	6
12	Dev	ice and Documentation Support1	7
	12.1	Documentation Support 1	7
	12.2	Receiving Notification of Documentation Updates 1	7
	12.3	Community Resource 1	7
	12.4	Trademarks 1	7
	12.5	Electrostatic Discharge Caution 1	7
	12.6	Glossary 1	7
13	Мес	hanical, Packaging, and Orderable	
	Infor	mation 1	7

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

|--|

•	Changed YZP Package pinout diagram and added YZP pin numbers in <i>Pin Functions</i> table	3
•	Added Balanced High-Drive CMOS Push-Pull Outputs, Standard CMOS Inputs, Clamp Diodes, Partial Power Down ( <i>I</i> <sub>off</sub> ), Over-voltage Tolerant Inputs	12
•	Added Trace Example in Layout Example section	
•	Added Documentation Support section	17

#### Changes from Revision D (December 2013) to Revision E

•	Added Applications section, Device Information table, ESD Ratings table, Feature Description section, Device	
	Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout	
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information	
	section	1
		_

Cł	hanges from Revision C (May 2007) to Revision D P	Page
•	Updated document to new TI data sheet format	1
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Updated operating temperature range.	5





www.ti.com

Page




## 5 Pin Configuration and Functions





See mechanical drawings for dimensions.



#### **Pin Functions**

	PIN		I/O	DESCRIPTION	
NAME	DCK, DBV	YZP		DESCRIPTION	
LE	1	A1	I	Latch Enable; output follows D input when high	
GND	2	B1	—	Ground	
D	3	C1	I	D latch input	
Q	4	C2	0	latch output	
V <sub>CC</sub>	5	B2	—	Positive supply	
OE	6	A2	I	tive low output enable; Hi-Z output when high	

#### Specifications 6

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	6.5	V
VI	Input voltage <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	edance or power-off state <sup>(2)(3)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
TJ	Absolute maximum Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended (1) Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3)

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

(2)JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. CDM tested on DBV package

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions*. (2)



## 6.3 Recommended Operating Conditions

See V
-------

			MIN	MAX	UNIT	
\ <i>\</i>	Currente contra da	Operating	1.65	5.5	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	5.5		
		$V_{CC}$ = 2.3 V to 2.7 V	1.7	5.5		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2	5.5	V	
		$V_{CC}$ = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>	5.5		
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	0	$0.35 \times V_{CC}$		
V		$V_{CC}$ = 2.3 V to 2.7 V	0	0.7	V	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	0	0.8		
		$V_{CC}$ = 4.5 V to 5.5 V	0	$0.3 \times V_{CC}$		
Vo	Output voltage		0	V <sub>CC</sub>	V	
I <sub>OH</sub>		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-8		
	High-level output current			-16	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 4.5 V		-32		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
I <sub>OL</sub>	Low-level output current			16	mA	
		$V_{CC} = 3 V$		24		
		V <sub>CC</sub> = 4.5 V		32		
	Input transition rise or fall rate	V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20		
$\Delta t / \Delta v$		V <sub>CC</sub> = 3.3 V ± 0.3 V		10	ns/V	
		$V_{CC} = 5 V \pm 0.5 V$		5		
-		DSBGA package	-40	85	° <b>O</b>	
T <sub>A</sub>	Operating free-air temperature	All other packages	-40	125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 6.4 Thermal Information

			SN74LVC1G373	3	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	YZP (DSBGA)	UNIT
		6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	219.8	255.2	131	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	189	121.9	1.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.8	58	22.6	°C/W
ΨJT	Junction-to-top characterization parameter	67.3	7.2	5.2	°C/W
Ψјв	Junction-to-board characterization parameter	65.2	57.3	22.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### SN74LVC1G373

SCES528F-DECEMBER 2003-REVISED MAY 2017

www.ti.com

RUMENTS

XAS

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = −100 μA		1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
	I <sub>OH</sub> = -8 mA		2.3 V	1.9			
V <sub>OH</sub>	I <sub>OH</sub> = -16 mA		2.1/	2.4			V
	I <sub>OH</sub> = -24 mA		3 V	2.3			
	I <sub>OH</sub> = -32 mA		4.5 V	3.8			
	I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V			0.1	
	I <sub>OL</sub> = 4 mA		1.65 V			0.45	
	I <sub>OL</sub> = 8 mA		2.3 V			0.3	- ν - μΑ
M	I <sub>OL</sub> = 16 mA					0.4	
V <sub>OL</sub>	1 04 mA	$T_A = -40^{\circ}C$ to $85^{\circ}C$	3 V			0.55	
	I <sub>OL</sub> = 24 mA	$T_A = -40^{\circ}C$ to $125^{\circ}C$				0.65	
	L 30 mA	$T_A = -40^{\circ}C$ to $85^{\circ}C$	4.5 V			0.55	
	I <sub>OL</sub> = 32 mA	$T_A = -40^{\circ}C$ to $125^{\circ}C$	4.5 V			0.65	
li -	$V_1 = 5.5 V \text{ or GND}$		0 V to 5.5 V			±1	
I <sub>oz</sub>	$V_0 = 0$ to 5.5 V		3.6 V			±5	
I <sub>off</sub>	$V_1 \text{ or } V_0 = 5.5 \text{ V}$		0			±10	цА
I <sub>CC</sub>	$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$		1.65 V to 5.5 V			10	μ/ 1
$\Delta I_{CC}$	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND		3 V to 5.5 V			500	
C <sub>i</sub>	$V_{I} = V_{CC} \text{ or } GND$	$T_A = -40^{\circ}C$ to $85^{\circ}C$	3.3 V		3.5		ъĘ
Co	$V_0 = V_{CC}$ or GND	$T_A = -40^{\circ}C$ to $85^{\circ}C$	3.3 V		6		pF

(1) All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

### 6.6 Timing Requirements: $T_A = -40^{\circ}C$ to +85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			MIN	MAX	UNIT	
tw	Pulse duration, LE high		3			
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.4			
	Satur time, data bafara LE	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2			
ι <sub>su</sub>	Setup time, data before LE $\downarrow$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5			
		$V_{CC} = 5 V \pm 0.5 V$	1.5		ns	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.5			
	Lield time, data after L	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5			
τ <sub>h</sub>	Hold time, data after LE↓	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5			
		$V_{CC} = 5 V \pm 0.5 V$	1.5			

### 6.7 Timing Requirements: $T_A = -40^{\circ}C$ to $+125^{\circ}C$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			MIN	MAX	UNIT
tw	Pulse duration, LE high		3		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.9		
	Catura time, data batara I E I	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.1		
ι <sub>su</sub>	Setup time, data before $LE\downarrow$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5		
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1.5		ns
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3		
	Light time, data after L	$V_{CC} = 2.5 V \pm 0.2 V$	1.5		
t <sub>h</sub>	Hold time, data after LE↓	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5		
		$V_{CC} = 5 V \pm 0.5 V$	1.5		]



### 6.8 Switching Characteristics: $T_A = -40^{\circ}C$ to +85°C

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	15	
	D		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	15	5	
t <sub>pd</sub>	D		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	4	
		Q	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1	3.5	
		Q	V <sub>CC</sub> = 1.8 V ± 0.15 V	2	15	
	LE		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	5	
	LE		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	4	
			$V_{CC} = 5 V \pm 0.5 V$	1	3.5	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	12.5	ns
	OE	0	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	4.5	
t <sub>en</sub>	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	4	ns
			$V_{CC} = 5 V \pm 0.5 V$	1	2.5	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	14	
	OE	0	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	7	
t <sub>dis</sub>	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	7.9	
			$V_{CC} = 5 V \pm 0.5 V$	1	5.3	1

### 6.9 Switching Characteristics: $T_A = -40^{\circ}C$ to +85°C

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
			V <sub>CC</sub> = 1.8 V ± 0.15 V	2	16	
	D		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	7.3	
t <sub>pd</sub>	D		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	5.4	
		Q	$V_{CC} = 5 V \pm 0.5 V$	1	4	
		Q	V <sub>CC</sub> = 1.8 V ± 0.15 V	2	16.3	
	LE		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	7.4	
	LE		V <sub>CC</sub> = 3.3 V ± 0.3 V	1	5.5	
			$V_{CC} = 5 V \pm 0.5 V$	1	4	
			V <sub>CC</sub> = 1.8 V ± 0.15 V	2	13	ns
	OE	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	6.3	
t <sub>en</sub>	UE	Q	V <sub>CC</sub> = 3.3 V ± 0.3 V	1	5.1	
			$V_{CC} = 5 V \pm 0.5 V$	1	3.7	
			V <sub>CC</sub> = 1.8 V ± 0.15 V	2	17.4	
	OE	0	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1	5.9	
t <sub>dis</sub>	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	6.5	-
			$V_{CC} = 5 V \pm 0.5 V$	1	4.6	

SN74LVC1G373

SCES528F-DECEMBER 2003-REVISED MAY 2017

www.ti.com

STRUMENTS

XAS

## 6.10 Switching Characteristics: $T_A = -40^{\circ}C$ to $+125^{\circ}C$

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
			V <sub>CC</sub> = 1.8 V ± 0.15 V	2	17	
	D		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	8	
t <sub>pd</sub>	D		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	6	
		Q	$V_{CC} = 5 V \pm 0.5 V$	1	4.5	
		Q	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	8        6        4.5        17        8        6        4.5        13.5        7        5.5        4        18.4        6.2        6.8        5        14        8.3        6.5        5.5        16	
	LE		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	8	
	LE		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	6	
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1	4.5	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	13.5	
	ŌĒ	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	7	
en	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	5.5	
			V <sub>CC</sub> = 5 V ± 0.5 V	1	4	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	18.4	ns
	ŌĒ	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1	18.4	
t <sub>dis</sub>	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	6.8	
			V <sub>CC</sub> = 5 V ± 0.5 V	1	5	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2	14	
	ŌĒ	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	8.3	
en	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9	6.5	
			$V_{CC} = 5 V \pm 0.5 V$	0.7	5.5	
			V <sub>CC</sub> = 1.8 V ± 0.15 V	2	16	
	ŌĒ	0	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.1	7.3	
dis	UE	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	6	
			$V_{CC} = 5 V \pm 0.5 V$	0.8	5.1	

### 6.11 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETI	ER	TEST	CONDITIONS	TYP	UNIT
				V <sub>CC</sub> = 1.8 V	19	
Power dis		Outputs enabled		$V_{CC} = 2.5 V$	19	pF
				$V_{CC} = 3.3 V$	19	
	Power dissipation		f = 10 MHz	$V_{CC} = 5 V$	20	۶E
C <sub>pd</sub>	capacitance			V <sub>CC</sub> = 1.8 V	3	μг
		Outputs disabled		$V_{CC} = 2.5 V$	3	
		Oulpuis disabled		$V_{CC} = 3.3 V$	3	
				$V_{CC} = 5 V$	4	



#### SN74LVC1G373 SCES528F – DECEMBER 2003 – REVISED MAY 2017

### 6.12 Typical Characteristics






Figure 1. Propagation delay vs V<sub>CC</sub>


### 7 Parameter Measurement Information




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	$V_{load}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


V	INF	PUTS				_	
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	C	R	V
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$2.5 V \pm 0.2 V$	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.15 V
$3.3 V \pm 0.3 V$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	0.3 V
$5 V \pm 0.5 V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 Μ</b> Ω	0.3 V





INVERTING AND NONINVERTING OUTPUTS





NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHI}$  are the same as  $t_{rol}$ .
- H. All parameters and waveforms are not applicable to all devices.


#### Figure 2. Load Circuit and Voltage Waveforms


10 Submit Documentation Feedback



#### SN74LVC1G373 SCES528F – DECEMBER 2003 – REVISED MAY 2017

#### www.ti.com





B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>0</sub> = 50 Ω.

- C. All input pulses are supplied by generators having the following characteristics. PRR < 101
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{_{\text{PLZ}}}$  and  $t_{_{\text{PHZ}}}$  are the same as  $t_{_{\text{dis}}}.$
- F.  $t_{_{\text{PZL}}}$  and  $t_{_{\text{PZH}}}$  are the same as  $t_{_{\text{en}}}.$
- G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

#### 8 Detailed Description

#### 8.1 Overview

A buffered output-enable  $(\overline{OE})$  input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

#### 8.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* must be followed at all times.

#### 8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modelled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law ( $R = V \div I$ ).

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in *Recommended Operating Conditions* to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be utilized to condition the input signal prior to the standard CMOS input.




#### Feature Description (continued)

#### 8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



#### Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.3.4 Partial Power Down (I<sub>off</sub>)

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I<sub>off</sub> in the *Electrical Characteristics*.

#### 8.3.5 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings*.

#### 8.4 Device Functional Modes

Table 1 lists the functions of this device.

	INPUTS							
OE	OE LE D							
L	Н	L	L					
L	Н	Н	Н					
L	L	Х	Q <sub>0</sub>					
Н	Х	Х	Hi-Z					

#### **Table 1. Function Table**

TEXAS INSTRUMENTS

www.ti.com

#### **9** Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC1G373 latches can be used to store one bit of data. Figure 6 shows a typical application. The multiplexer is used to convert parallel data coming in from the latch into serial data using the A, B, and C select pins moving up in a sequence. With latch input low by a trigger event, the output Q holds the previous  $Q_0$  data entered until the LE pin is cleared.

#### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 6. Latch Used With Multiplexer for Parallel to Serial Conversion

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.



### **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in *Recommended Operating Conditions*.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in *Recommended Operating Conditions*.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions
  - Load currents should not exceed 32 mA per output and 100 mA total through the part.
  - Outputs must not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curve




Figure 7. Enable Time vs V<sub>CC</sub>



#### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F bypass capacitor. If there are multiple V<sub>CC</sub> pins, TI recommends 0.01- $\mu$ F or 0.022- $\mu$ F bypass capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 11 Layout


#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 8 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever makes more sense or is more convenient.

Even low data rate digital signals can have high frequency signal components due to fast edge rates. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

### 11.2 Layout Example





### **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Community Resource**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



21-Apr-2017

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVC1G373DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA35 ~ CA3R)	Samples
74LVC1G373DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(D35 ~ D3R)	Samples
74LVC1G373DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(D35 ~ D3R)	Samples
SN74LVC1G373DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA35 ~ CA3R)	Samples
SN74LVC1G373DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(D35 ~ D3R)	Samples
SN74LVC1G373YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D3N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

21-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G373DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G373DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G373YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

11-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G373DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G373DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G373YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
  - A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
  - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **YZP0006**



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



# YZP0006

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



# YZP0006

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated