

www.ti.com

LVDS QUAD DIFFERENTIAL LINE DRIVER

FEATURES


- >400 Mbps (200 MHz) Signaling Rates
- Flow-Through Pinout Simplifies PCB Layout
- 300 ps Maximum Differential Skew
- Propagation Delay Times 1.8 ns (Typical)
- 3.3 V Power Supply Design
- ±350 mV Differential Signaling
- High Impedance on LVDS Outputs on Power Down
- Conforms to TIA/EIA-644 LVDS Standard
- Industrial Operating Temperature Range (-40°C to 85°C)
- Available in SOIC and TSSOP Packages

DESCRIPTION


The SN65LVDS047 is a quad differential linedriver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 247 mV into a 100- Ω load when enabled.

The intended application of this device and signaling technique is for point-to-point and multi-drop baseband data transmission over controlled impedance media of approximately $100\,\Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS047 is characterized for operation from -40°C to 85°C.



functional block diagram



TRUTH TABLE(1)

INPUT	ENAI	BLES	OUTI	PUTS
D _{IN}	EN	EN	D _{OUT+}	D _{OUT} -
L		L or OPEN	L	Н
Н	Н	L OI OPEN	Н	L
Х	All other	conditions	Z	Z

 H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature (see (2) range (unless otherwise noted)

		UNIT
(V _{CC})	Supply voltage	-0.3 V to 4 V
V _I (D _{IN})	Input voltage range	-0.3 V to (V _{CC} +0.3 V)
(EN, EN)	Enable input voltage	-0.3 V to (V _{CC} +0.3 V)
V _O (D _{OUT+,} D _{OUT-})	Output voltage	-0.5 V to (V _{CC} +0.5 V)
(D _{OUT+,} D _{OUT-})	Bus-pinelectrostatic discharge, see (3)	>10 kV
(D _{OUT+,} (D _{OUT-})	Short circuit duration	Continuous
	Storage temperature range	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING		
D	950 mW	7.6 mW/°C	494 mW		
PW	774 mW	6.2 mW/°C	402 mW		

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	٧
T _A	Operating free-air temperature	-40	25	85	°C

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with MIL-STD-883C Method 3015.7.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (see (1) and (2)) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽³⁾	MAX	UNIT
V _{OD}	Differential output voltage		250	310	450	mV
n V _{OD}	Change in magnitude of V _{OD} for complementary output states			1	35	mV
V _{OC(SS)}	Steady-state, common-mode output voltage	$R_1 = 100 \Omega$, see Figure 1	1.125	1.17	1.375	V
nV _{OC(SS)}	Change in steady-state common-mode output voltage between logic states	K _L = 100 12, see Figure 1		1	25	mV
V _{OH}	Output high voltage			1.33	1.6	V
V _{OL}	Output low voltage		0.90	1.02		V
V _{IH}	Input high voltage		2		V _{CC}	V
V _{IL}	Input low voltage		GND		0.8	V
Іін	Input high current	V _{IN} = V _{CC} or 2.5 V	-10	3	10	μΑ
I _{IL}	Input low current	V _{IN} = GND or 0.4 V	-10	1	10	μΑ
V _{IK}	Input clamp voltage	I _{CL} = -18 mA	-1.5	-0.8		V
los	Output short circuit current, see (4)	Enabled, $D_{IN} = V_{CC}$, $D_{OUT+} = 0$ V or $D_{IN} = GND$, $D_{OUT-} = 0$ V		-3.1	-9	mA
losp	Differential output short circuit current, see ⁽⁴⁾	Enabled, V _{OD} = 0 V			-9	mA
OFF	Power-off leakage	$V_O = 0 \text{ V or } 3.6 \text{ V}, V_{CC} = 0 \text{ V or } 0$	-1		1	μΑ
oz	Output 3-state current	$EN = 0.8 \text{ V} \text{ and } \overline{EN} = 2 \text{ V}, \text{ V}_{O} = 0 \text{ V or V}_{CC}$	-1		1	μΑ
lcc	No load supply current, drivers enabled	D _{IN} = V _{CC} or GND		7		mA
CCL	Loaded supply current, drivers enabled	R_L = 100 $Ω$ all channels, D_{IN} = V_{CC} or GND (all inputs)		20	26	mA
I _{CC(Z)}	No load supply current, drivers disabled	$\frac{D_{IN} = V_{CC} \text{ or GND, EN = GND,}}{EN = V_{CC}}$		0.5	1.3	mA

Current into device pin is defined as positive. Current out of the device is defined as negative. All voltages are referenced to ground, unless otherwise specified.

The SN65LVDS047 is a current mode device and only functions within data sheet specifications when a resistive load is applied to the driver outputs, 90 Ω to 110 Ω typical range.

All typical values are given for: $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.



SWITCHING CHARACTERISTICS

over recommended operating conditions (see (1), (2) and (3))(unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(MAX	UNIT
t _{PHL}	Differential propagation delay, high-to-low		1.4	1.8	2.8	ns
t _{PLH}	Differential propagation delay, low-to-high		1.4	1.8	2.8	ns
t _{SK(p)}	Differential pulse skew (t _{PHLD -} t _{PLHD}), see ⁽⁵⁾			50	300	ps
t _{SK(o)}	Channel-to-channel skew, see (6)	$R_L = 100 \Omega_{,,} C_L = 15 pF_{,}$		40	300	ps
t _{SK(pp)}	Differential part-to-part skew, see (7)	see Figure 2 and Figure 3			1	ns
t _{SK(lim)}	Differential part-to-part skew, see (8)				1.2	ns
t _r	Rise time			0.5	1.5	ns
t _f	Fall time			0.5	1.5	ns
t _{PHZ}	Disable time high to Z			5.5	8	ns
t _{PLZ}	Disable time low to Z	$R_1 = 100 \Omega_1$, $C_1 = 15 pF$,		5.5	8	ns
t _{PZH}	Enable time Z to high	see Figure 4 and Figure 5		8.5	12	ns
t _{PZL}	Enable time Z to low			8.5	12	ns
f _(MAX)	Maximum operating frequency, see (9)			250		MHz

- Generator waveform for all tests unless otherwise: f = 1 MHz, $Z_0 = 50 \Omega$, $t_r < 1$ ns, and $t_f < 1$ ns.
- C_L includes probe and jig capacitance.
- All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.
- All typical values are given for: $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. $t_{SK(p)}|t_{PHL}^{-t}|t_{PLH}|$ is the magnitude difference in differential propagation delay time between the positive going edge andthe negative going edge of the same channel.
- $t_{SK(o)}$ is the differential channel-to-channel skew of any event on the same device.
- $t_{SK(pp)}^{-1}$ is the differential part-to-part skew, and is defined as the difference between the minimum and the maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature
- t_{SK(lim)} part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SK(lim)} is defined as|Min - Max| differential propagation delay.
- $f_{(MAX)}$ generator input conditions: $t_r = t_f < 1$ ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to55, $V_{OD} > 250$ mV, all channels switching



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC} Test Circuit




Figure 2. Driver Propagation Delay and Transition Time Test Circuit




Figure 3. Driver Propagation Delay and Transition Time Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Driver 3-State Delay Test Circuit






Figure 5. Driver 3-State Delay Waveform


OUTPUT LOW VOLTAGE




TYPICAL CHARACTERISTICS













TYPICAL CHARACTERISTICS (continued)









24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN65LVDS047D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples
SN65LVDS047PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS047	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

24-Apr-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2016

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS047DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS047PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Aug-2016



*All dimensions are nominal

Device	Package Type	ackage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS047DR	SOIC	D	16	2500	367.0	367.0	38.0
SN65LVDS047PWR	TSSOP	PW	16	2000	367.0	367.0	38.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity