











#### SN65DP159, SN75DP159

SLLSEJ2D -JULY 2015-REVISED JUNE 2017

# SNx5DP159 6-Gbps AC-Coupled TMDS™ to HDMI™ Level Shifter Retimer

#### 1 Features

- AC-coupled TMDS or DisplayPort Dual-Mode Physical Layer Input to HDMI2.0a TMDS Physical Layer Output Supporting up to 6 Gbps Data Rate, Compatible with HDMI2.0a Electrical Parameters
- Supporting DisplayPort Dual-Mode Standard Version 1.1
- Adaptive Receiver Equalizer and Programmable Fixed Equalizer up to 16.5 dB
- High Speed Lane Control, Pre-emphasis and Transmit Swing, and Slew Rate Control
- I<sup>2</sup>C or Pin Strap Programmable
- Supports Type-2 I2C-over-AUX to DDC Bridge
- Integrated TMDS Level Translator and CDR
- Active I<sup>2</sup>C[4] Buffer
- Input Swap on Main Lanes
- Low Power Consumption
- Low Power Consumption
  - 435 mW Active at 6-Gbps and –10 mW at Shutdown State
- Both Extended Commercial and Industrial Temperature Device Options
- 40-pin, 0.4 mm Pitch, 5 mm x 5 mm, WQFN Package, Pin Compatible to the TPD158 Redriver
- 40-pin, 0.5 mm Pitch, 7 mm x 7 mm, VQFN Package

# 2 Applications

- Notebook, Desktop, All-in-Ones, Tablet, Gaming and Industrial PC
- Audio/Video Equipment
- Blu-ray™ DVD
- Gaming Systems
- HDMI Adaptor or Dongle
- Docking Station

## 3 Description

SNx5DP159 device is a dual DisplayPort to transition-minimized differential signal (TMDS) retimer supporting digital video interface (DVI) 1.0 and high-definition multimedia interface (HDMI) 1.4b and 2.0 output signals. The SNx5DP159 device supports the dual mode standard version 1.1 type 1 and type 2 through the DDC link or AUX channel. The SNx5DP159 device supports data rate up to 6-Gbps per data lane to support Ultra HD (4K x 2K / 60-Hz) 8-bits per color high-resolution video and HDTV with 16-bit color depth at 1080p (1920 x 1080 / 60-Hz). The SNx5DP159 device can automatically configure itself as a re-driver at data rates <1 Gbps, or as a retimer at more than this data rate. This feature can be turned off through I<sup>2</sup>C[4] programming.

integrity, the SNx5DP159 several features. implements The SNx5DP159 receiver supports both adaptive and equalization to clean up inter-symbol interference (ISI) jitter or loss from the bandwidth-limited board traces or cables. When working as a retimer, the embedded clock data recovery (CDR) cleans up the input high frequency and random jitter from video source. The transmitter provides several features for passing compliance and reducing system-level design issues like de-emphasis, which compensates for the attenuation when driving long cables or highloss board traces. The SNx5DP159 device also includes TMDS output amplitude adjust using an external resistor on the Vsadj pin, source termination selection, and output slew rate control. Device operation and configuration can be programmed by pin strapping or I<sup>2</sup>C[4].

The SNx5DP159 device implements several methods for power management and active power reduction.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65DP159	VQFN (48)	7.00 mm × 7.00 mm
SN75DP159	WQFN (40)	5.00 mm × 5.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

#### **DP159 Mother Board Application Structure**



#### **DP159 Dongle Application Structure**





# **Table of Contents**

1	Features 1		9.1 Overview	24
2	Applications 1		9.2 Functional Block Diagram	24
3	Description 1		9.3 Feature Description	25
4	Revision History		9.4 Device Functional Modes	31
5	Description (continued) 4		9.5 Register Maps	32
6	Pin Configuration and Functions	10	Application and Implementation	40
7	Specifications		10.1 Application Information	40
′	•		10.2 Typical Application	45
	7.1 Absolute Maximum Ratings		10.3 System Example	47
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	48
	7.4 Thermal Information		11.1 Power Management	48
	7.5 Power Supply Electrical Characteristics	12	Layout	49
	7.6 Differential Input Electrical Characteristics		12.1 Layout Guidelines	
	7.7 HDMI and DVI TMDS Output Electrical		12.2 Layout Examples	50
	Characteristics		12.3 Thermal Considerations	<b>5</b> 1
	7.8 AUX, DDC, and I <sup>2</sup> C Electrical Characteristics 12	13	Device and Documentation Support	52
	7.9 HPD Electrical Characteristics		13.1 Related Links	52
	7.10 HDMI and DVI Main Link Switching		13.2 Documentation Support	52
	Characteristics 13		13.3 Receiving Notification of Documentation Update	es <mark>52</mark>
	7.11 AUX Switching Characteristics (Only for RGZ		13.4 Community Resources	52
	Package)		13.5 Trademarks	52
	7.12 HPD Switching Characteristics		13.6 Electrostatic Discharge Caution	52
	7.13 DDC and I <sup>2</sup> C Switching Characteristics		13.7 Glossary	52
_	7.14 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 16		Information	53
9	Detailed Description24			

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (July 2016) to Revision D	Page
•	Changed the title From: "SNx5DP159 6-Gbps DP++ to HDMI Retimer" To: "SNx5DP159 6-Gbps AC-Coupled TMDS™ to HDMI™ Level Shifter Retimer"	1
•	Changed the Features List	1
•	Changed the Applications List	
•	V <sub>SADJ</sub> : Added Note: "Best transmit eye", added MIN and MAx values in the <i>Recommended Operating Conditions</i> table	8
•	Changed the description of t <sub>d1</sub> in Table 1	26
•	Changed read procedures in the FC Control Behavior section	34
•	Added paragraph: "DP159 is designed" to the Application and Implementation section	40
•	Added 2 paragraphs to the Application Information section	40
•	Added line item "Adding pre-emphasis will improve" to the Detailed Design Procedure section	46
C	hanges from Revision B (Arpil 2016) to Revision C	Page
•	Recommended Operating Conditions, Changed the CONTROL PINS section	8
•	Changed the AUX, DDC, and PC Electrical Characteristics table	12

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



<ul> <li>Added "Low-level input voltage at OE" to V<sub>IL</sub> in the <i>Recommended Operating Conditions table</i></li> <li>Added OE to V<sub>IH</sub> "High-level input voltage" in the <i>Recommended Operating Conditions table</i></li> <li>Changed Figure 22</li> </ul>	
	25 26
Changed Figure 22	26
Deleted the VDD_ramp and VCC_ramp MIN values in Table 1	1
• Changed text "through the I <sup>2</sup> C interface" To: "through the I <sup>2</sup> C access on the DDC interface" in DDC Functional	
Description	
Changed the HDMI and DVI value for 1Ah Table 3	
Added Note to 11–400-kbps in Table 7	
Changed the note in the DEV_FUNC_MODE section of Table 7	
Changed Note in the DDC_TRAIN_SET section of Table 8	37
Changes from Original (July 2015) to Revision A	Page
Updated device status from product preview to production data	1
Updated Typical Power Number	1
Removed Standby Power numbers	1
Changed From: Preview To: Production data	1
Replaced SIG_EN with NC in pinout drawing and Pin Functions table	4
Removed lane swap from description of SWAP/POL = H	<b>7</b>
Updated swing data	8
Changed DDC link into its pin names between SNK and SRC and updated min value	8
Added new line for SCL_SNK, SDA_SNK	8
Removed standby power and standby current rows and updated active power and current numbers	9
Changed term control to no source termination	11
Increased I <sub>LEAK</sub> max value from 10 μA to 45 μA	11
Updated redriver mode max jitter value	13
Clarified polarity swap to input signals	27
Added more information on compliance in redriver mode	31
Added note to DDC Functional Description section describing DDC snoop function	31
Removed bit 4 SIG_EN and made reserved	35
Removed SIG_EN Pin and added Note 1 for DDC Snoop	42
Updated schematic to replace SIG_EN pin with NC	43
Updated VID swing	
Changed Title to better match table. Removed Standby and redundant rows	48
Updated drawing with pin 17 changed to NC	



## 5 Description (continued)


The SNx5DP159 receiver uses several methods to determine whether the application supports HDMI1.4b[2] or HDMI2.0[3] data rates. The SNx5DP159 receiver comes in two packages: a 40-pin RSB supporting space-constrained applications and a 48-pin RGZ version supporting the full feature set for DisplayPort dual-mode standard version 1.1 in applications such as dongles.

The SN65DP159 device is characterized for an industrial operational temperature range from -40°C to 85°C.

The SN75DP159 device is characterized for an extended commercial operational temperature range from 0°C to 85°C.


## 6 Pin Configuration and Functions





Submit Documentation Feedback





#### **Pin Functions**

	1 III 1 Unitionis					
PI	N <sup>(1)</sup>		I/O	DESCRIPTION <sup>(2)</sup>		
SIGNAL NAME	RGZ	RSB	1/0	DESCRIPTION*/		
MAIN LINK INPUT I	PINS (FAIL	SAFE)				
IN_D2p IN_D2n	2 3	1 2	1	Channel 2 differential input		
IN_D1p IN_D1n	5 6	4 5	1	Channel 1 differential input		
IN_D0p IN_D0n	8 9	6 7	1	I Channel 0 differential input		
IN_CLKp IN_CLKn	11 12	9 10	I	Clock differential input		
MAIN LINK OUTPU	T PINS (FA	IL SAFE)				
OUT_D2n 34 29 OUT_D2p 35 30			0	TMDS data 2 differential output		
OUT_D1n OUT_D1p	31 32	26 27	0	TMDS data 1 differential output		

(1) Blue pin names are only in the SNx5DP159 RGZ package.

(2) (H) Logic high (pin strapped to VCC through 65-kΩ resistor); (L) logic low (pin strapped to GND through 65-kΩ resistor); (for mid-level, no connect)



# Pin Functions (continued)

PIN <sup>(1)</sup>				7-7-7-101(2)		
SIGNAL NAME	RGZ	RSB	1/0	DESCRIPTION <sup>(2)</sup>		
OUT_D0n OUT_D0p	28 29	24 25	0	TMDS data 0 differential output		
OUT_CLKn OUT_CLKp	25 26	21 22	0	TMDS data clock differential output		
HOT PLUG DETEC	T PINS		•			
HPD_SRC	4	3	0	Hot plug detect output		
HPD_SNK	33	28	I (Failsafe)	Hot plug detect input		
AUXILIARY/DDC D	ATA PINS					
AUX_SRCp AUX_SRCn	45 44	N/A	I/O	Source side bidirectional DisplayPort auxiliary for I <sup>2</sup> C-over-AUX (DP159RGZ only)		
SDA_SRC SCL_SRC	47 46	39 38	I/O (Failsafe)	Source side TMDS port bidirectional DDC data line		
SDA_SNK SCL_SNK	39 38	33 32	I/O (Failsafe)	Sink side TMDS port bidirectional DDC data lines		
CONTROL PINS						
OE	42	36	I	Operation enable/reset pin OE = L: Power-down mode OE = H: Normal operation Internal weak pullup: Resets device when transitions from H to L		
NC <sup>(2)</sup>	17	N/A	I	No connect		
CEC_EN (2)	18	N/A	0	CEC control pin for Dongle applications		
SLEW_CTL	40	34	I 3 level <sup>(1)</sup>	Slew rate control when I2C_EN/PIN = Low. SLEW_CTL = H, fastest data rate SLEW_CTL = L, 5 ps slow SLEW_CTL = No Connect, 10 ps slow When I2C_EN/PIN = High Slew rate is controlled through I <sup>2</sup> C[4]		
PRE_SEL	20	16	I 3 level <sup>(1)</sup>	De-emphasis pin strap when I2C_EN/PIN = Low. PRE_SEL = L: - 2 dB de-emphasis PRE_SEL = No Connect: 0 dB PRE_SEL = H: Reserved		
EQ_SEL/A0	21	17	I 3 level <sup>(1)</sup>	Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High Address bit 1  Note: (3 level for pin strap programming but 2 level when I <sup>2</sup> C[4] address)		
I2C_EN/PIN	10	8	I	I2C_EN/PIN = High; puts device into I <sup>2</sup> C control mode I2C_EN/PIN = Low; puts device into pin strap mode		
SCL_CTL	15	13	I	I <sup>2</sup> C clock signal Note: When I2C_EN/PIN = Low Pin strapping take priority and those functions cannot be changed by I <sup>2</sup> C		
SDA_CTL	16	14	I/O	I <sup>2</sup> C data signal Note: When I2C_EN/PIN = Low Pin strapping take priority and those functions cannot be changed by I <sup>2</sup> C		
Vsadj	22	18	I	TMDS-compliant voltage swing control nominal resistor to GND		
HDMI_SEL/A1	27	23	ı	HDMI_SEL when I2C_EN/PIN = Low HDMI_SEL = High: Device configured for DVI HDMI_SEL = Low: Device configured for HDMI (Adaptor ID block is readable through I <sup>2</sup> C[4] or I <sup>2</sup> C-over-AUX. When I2C_EN/PIN = High Address bit 2 Note: Weak internal pull down		

Submit Documentation Feedback



#### Pin Functions (continued)

PI	N <sup>(1)</sup>		1/0	DESCRIPTION <sup>(2)</sup>
SIGNAL NAME	RGZ	RSB	I/O	DESCRIPTION
TX_TERM_CTL (2)	36	N/A	I 3 level <sup>(1)</sup>	Transmit Termination Control when I2C_EN/PIN = Low TX_TERM_CTL = H, No transmit termination TX_TERM_CTL = L, Transmit termination impedance in 75 to about 150 $\Omega$ TX_TERM_CTL = No Connect, automatically selects the termination impedance Data rate (DR) > 3.4 Gbps $-$ 75- to 150- $\Omega$ differential near end termination 2 Gbps < DR < 3.4 Gbps $-$ 150- to 300- $\Omega$ differential near end termination DR < 2 Gbps $-$ no termination Note: If left floating will be in automatic select mode.
SWAP/POL (2)	1	N/A	I 3 level <sup>(1)</sup>	Input lane SWAP and polarity control pin when I2C_EN/PIN = Low SWAP/POL = H receive lane polarity swap (retimer mode only) SWAP/POL = L receive lanes swap (retimer and redriver mode) SWAP/POL = No Connect normal working
SUPPLY AND GRO	UND PINS			
V <sub>CC</sub>	13, 43	11, 37	Р	3.3-V power supply
V <sub>DD</sub> 14, 23, 12, 19, 24, 37, 20, 31, 48 40		20, 31,	Р	1.1-V power supply
GND	7, 19, 41, 30, Thermal Pad	15, 35, Thermal Pad	G	Ground

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
C	V <sub>CC</sub>	-0.3	4	V
Supply voltage (3)	$V_{DD}$	-0.3	1.4	V
	Main link input (IN_Dx AC-coupled mode), AUX_SRCp, AUX_SRCn differential voltage		1.56	V
Voltage	TMDS outputs ( OUT_Dx)	-0.3	4	V
	HPD_SRC, Vsadj, SDA_CTL, SCL_CTL, OE, HDMI_SEL/A1, EQ_SEL/A0, I2C_EN/PIN, SLEW_CTL, TX_TERM_CTL, SDA_SRC, SCL_SRC	-0.3	4	V
	HPD_SNK, SDA_SNK, SCL_SNK	-0.3	6	V
Continuous power di	ssipation	See Therma	al Information	
Storage temperature	e, T <sub>sta</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

				VALUE	UNIT
,	, Elec	ctrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	٧
١,	(ESD) discl	harge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-B.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
GENERAL P	ARAMETERS					
V <sub>CC</sub>	0 1 1		3	3.3	3.6	.,
$V_{DD}$	Supply voltage		1.00	1.1	1.27	V
T <sub>CASE</sub>	Case temperature for RSB pack	age			93.5	°C
T <sub>CASE</sub>	Case temperature for RGZ pack	age			92.7	°C
_	Operating free air temperature	SN75DP159	0		85	°C
T <sub>A</sub>	Operating free-air temperature	SN65DP159	-40		85	
MAIN LINK [	DIFFERENTIAL PINS					
V <sub>ID_PP</sub>	Peak-to-peak input differential ve	oltage	75		1200	mv
V <sub>IC</sub>	Input common mode voltage		0		2	V
C <sub>AC</sub>	AC coupling capacitance	75	100	200	nF	
d <sub>R</sub>	Data rate	0.25		5	Gbps	
V <sub>SADJ</sub>	TMDS-compliant swing voltage	bias resistor (1)	4.5	7.06	7.5	kΩ
CONTROL P	PINS					
V <sub>I-DC</sub>	DC input voltage	Control pins	-0.3		3.6	V
	Low-level input voltage at OE				0.8	
V <sub>IL</sub> (2)	Low-level input voltage at SLEW SWAP/POL	/_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL,			0.3	V
V <sub>IM</sub> <sup>(2)</sup>	No connect input voltage at SLE SWAP/POL	W_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL,	1	1.2	1.4	V
V <sub>IH</sub> (2)	High-level input voltage at SLEV TX_TERM_CTL, SWAP/POL	V_CTL, OE <sup>(3)</sup> , PRE_SEL, EQ_SEL/A0,	2.6			V
V <sub>OL</sub>	Low-level output voltage				0.4	V
V <sub>OH</sub>	High-level output voltage		2.4			V
I <sub>IH</sub>	High-level input current		-30		30	μΑ
I <sub>IL</sub>	Low-level input current		-10		10	μΑ
Ios	Short circuit output current		-50		50	mA
l <sub>oz</sub>	High impedance output current				10	μA
R <sub>OEPU</sub>	Pullup resistance on OE pin		150		250	kΩ

<sup>(1)</sup> Best transmit eye with minimum intra-pair skew, largest vertical and horizontal eye opening, maintaining HDMI compliant output swing can be achieved with resistors around 6.4k. Using smaller resistors may lead to compliance failures.

## 7.4 Thermal Information

		SNx5DP159	SNx5DP159	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	RSB (WQFN)	UNIT
		48 PINS	40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.1	37.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (High-K board (2))	18.2	23.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (High-K board (2))	8.1	9.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.1	3.8	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	3.2	3.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Test conditions for  $\Psi_{JB}$  and  $\Psi_{JT}$  are clarified in TI document Semiconductor and IC Package Thermal Metrics.

Submit Documentation Feedback

<sup>(2)</sup> These values are based upon a microcontroller driving the control pins. The pullup/pulldown/floating resistor configuration will set the internal bias to the proper voltage level which will not match the values shown here.

<sup>(3)</sup> This value is based upon a microcontroller driving the OE pin. A passive reset circuit using an external capacitor and the internal pullup resistor will set OE pin properly, but may have a different value than shown due to internal biasing.



## 7.5 Power Supply Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
P <sub>D1</sub>	Device power dissipation (Retimer operation)	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V <sub>DD</sub> = 1.1 V/1.27 V IN_Dx: V <sub>ID_PP</sub> = 1200 mV, 6Gbps TMDS pattern, V <sub>I</sub> = 3.3 V, I2C_EN/PIN = L, PRE_SEL= H, EQ_CTL= H, SDA_CTL/CLK_CTL = 0 V, VSadj = 7.06 kΩ		435	600	mW
$P_{D2}$	Device power dissipation (Redriver operation)	OE = H, V <sub>CC</sub> = 3.3 V/3.6 V, V <sub>DD</sub> = 1.1 V/1.27 V IN_Dx: V <sub>ID_PP</sub> = 1200 mV, 6Gbps TMDS pattern, V <sub>I</sub> = 3.3 V, I2C_EN/PIN = L, PRE_SEL= H, EQ_CTL= H, SDA_CTL/CLK_CTL = 0 V, VSadj = 7.06 kΩ		215	400	mW
P <sub>SD1</sub>	Device power in power down	OE = L, $V_{CC}$ = 3.3 V/3.6 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 k $\Omega$		10	30	mW
I <sub>CC1</sub>	VCC supply current (TMDS 6Gpbs retimer mode)	OE = H, $V_{CC}$ = 3.3 V/3.6 V, $V_{DD}$ = 1.1V/1.27 V, VSadj = 7.06 k $\Omega$ IN_Dx: VID_PP = 1200 mV, 6Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, EQ_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H		35	50	mA
I <sub>DD1</sub>	VDD supply current (TMDS 6Gpbs retimer mode)	OE = H, $V_{CC}$ = 3.3 V/3.6 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 kΩ IN_Dx: $V_{ID\_PP}$ = 1200 mV, 6Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, EQ_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H		295	325	mA
I <sub>CC2</sub>	VCC supply current (TMDS 6Gpbs redriver mode)	OE = H, $V_{CC}$ = 3.3 V/3.465 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 kΩ IN_Dx: $V_{ID\_PP}$ = 1200 mV, 6Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, EQ_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H		8	20	mA
I <sub>DD2</sub>	VDD supply current (TMDS 6Gpbs redriver mode)	OE = H, $V_{CC}$ = 3.3 V/3.465 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 kΩ IN_Dx: $V_{ID\_PP}$ = 1200 mV, 6Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, EQ_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H		170	250	mA
I <sub>SD1</sub>	Power-down current	OE = L, $V_{CC}$ = 3.3 V/3.465 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 kΩ 3.3-V rail		2	5	<b></b> Λ
I <sub>SD1</sub>	Power-down current	OE = L, $V_{CC}$ = 3.3 V/3.465 V, $V_{DD}$ = 1.1 V/1.27 V, VSadj = 7.06 kΩ 1.1-V rail		3.5	10	mA

The typical rating is simulated at 3.3-V  $V_{CC}$  and 1.1-V  $V_{DD}$  and at 27°C temperature unless otherwise noted The maximum rating is simulated at 3.6-V  $V_{CC}$  and 1.27-V  $V_{DD}$  and at 85°C temperature unless otherwise noted



## 7.6 Differential Input Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D <sub>R_RX_DATA</sub>	Ddata lanes data rate		0.25		6	Gbps
D <sub>R_RX_CLK</sub>	Clock lanes clock rate		25		340	MHz
t <sub>RX_DUTY</sub>	Input clock duty circle		40%	50%	60%	
t <sub>CLK_JIT</sub>	Input clock jitter tolerance				0.3	Tbit
t <sub>DATA_JIT</sub>	Input data jitter tolerance	Test the TTP2, see Figure 10			150	ps
T <sub>RX_INTRA</sub>	Input intra-pair skew tolerance	Test at TTP2 when DR = 1.6-Gbps, see Figure 10	112			ps
T <sub>RX_INTER</sub>	Input inter-pair skew tolerance				1.8	ns
E <sub>QH(D)</sub>	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = H; Fixed EQ gain, test at 6-Gbps		15		dB
E <sub>QL(D)</sub>	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = L; Fixed EQ gain, test at 6-Gbps		7.5		dB
E <sub>QZ(D)</sub>	Adaptive EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = Z; adaptive EQ	2		15	dB
E <sub>Q(c)</sub>	EQ gain for clock lane IN_CLKn/p	EQ_SEL/A0 = H,L,NC		3		
R <sub>INT</sub>	Input differential termination impedance		80	100	120	Ω
V <sub>ITERM</sub>	Input termination voltage	OE = H		0.7		V
V <sub>ID_PP</sub>	Input differential voltage (peak to peak)	Tested at TTP2, check Figure 10	75		1200	$mV_{PP}$

Submit Documentation Feedback



# 7.7 HDMI and DVI TMDS Output Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Single-ended high level output voltage	Data rate $\leq$ 1.65-Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 750-Mbps, VSadj = 7.06-k $\Omega$	V <sub>CC</sub> – 10		V <sub>CC</sub> + 10	mV
V <sub>OH</sub>	Single-ended riigh level output voitage	1.65-Gbps < Data rate ≤ 3.4-Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 2.97-Gbps, VSadj = 7.06-k $\Omega$	V <sub>CC</sub> – 200		V <sub>CC</sub> + 10	IIIV
$V_{OH}$	Single-ended high level output voltage	3.4-Gbps < Data rate < 6 Gbps; PRE_SEL = NC; TX_TERM_CTL = L; SLEW_CTL = H; OE = H; DR = 6- Gbps, VSadj = 7.06-k $\Omega$	V <sub>CC</sub> – 400		V <sub>CC</sub> + 10	mV
	Single ended law level output voltage	Data rate $\leq$ 1.65-Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 750-Mbps, VSadj = 7.06-k $\Omega$	V <sub>CC</sub> – 600		V <sub>CC</sub> – 400	mV
V <sub>OL</sub>	Single-ended low level output voltage	1.65-Gbps < Data rate ≤ 3.4-Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 2.97-Gbps, VSadj = 7.06-k $\Omega$	V <sub>CC</sub> – 700		V <sub>CC</sub> – 400	IIIV
V <sub>OL</sub>	Single-ended low level output voltage	3.4-Gbps < Data rate < 6-Gbps; PRE_SEL = NC; TX_TERM_CTL = L; SLEW_CTL = H; OE = H; DR = 6- Gbps	V <sub>CC</sub> – 1000		V <sub>CC</sub> – 400	mV
V <sub>SWING_DA</sub>	Single-ended output voltage swing on data lane	PRE_SEL = NC; TX_TERM_CTL = H/NC/L; SLEW_CTL = H; OE = H; DR = 270-Mbs/2.97/6Gbps VSadj = $7.06$ -k $\Omega$	400	500	600	mV
V	Single-ended output voltage swing on	Data rate $\leq$ 3.4-Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; VSadj = 7.06-k $\Omega$	400	500	600	\/
V <sub>SWING_CLK</sub>	clock lane	Data rate > 3.4-Gbps; PRE_SEL = NC; TX_TERM_CTL = NC; SLEW_CTL = H; OE = H; VSadj = $7.06$ -k $\Omega$	200	300	400	mV
$\Delta V_{SWING}$	Change in single-end output voltage swing per 100 Ω ΔVsadj			20		mV
$\Delta V_{OCM(SS)}$	Change in steady state output common mode voltage between logic levels		-5		5	mV
V <sub>OD(PP)</sub>	Output differential voltage before pre- emphasis	Vsadj = 7.06-kΩ; PRE_SEL = Z, See Figure 8	800		1200	mV
V <sub>OD(SS)</sub>	Steady-state output differential voltage	Vsadj = 7.06-kΩ; PRE_SEL = L, See Figure 9	600		1050	mV
I <sub>LEAK</sub>	Failsafe condition leakage current	$V_{CC}$ = 0-V; $V_{DD}$ = 0-V; output pulled to 3.3 V through 50- $\Omega$ resistors			45	μA
Ios	Short circuit current limit	Main link output shorted to GND			50	mA
R <sub>TERM</sub>	Source termination resistance for HDMI 2.0		75		150	Ω

Copyright © 2015–2017, Texas Instruments Incorporated



# 7.8 AUX, DDC, and I<sup>2</sup>C Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
C <sub>IO</sub>	Input capacitance	AUX data rate = 1-MHz		10	pF
$C_{AC}$	AUX AC coupling capacitance		75	200	nF
D <sub>R(AUX)</sub>	Data rate of the AUX channel input		0.8	1 1.2	Mbps
V <sub>I-DC(AUX)</sub>	DC input voltage on AUX channel, AUX_SRCp/n: 100-k $\Omega$ pull up to 3.6 V but differential common mode is 2 V or less.		-0.5	3.6	V
V <sub>AUX_DIFF_PP_TX</sub>	Peak-to-peak differential voltage at TX pins	$V_{AUX\_DIFF\_PP} = 2 \times  V_{AUXP} - V_{AUXN} $	0.29	1.38	V
V <sub>AUX_DIFF_PP_RX</sub>	Peak-to-peak differential voltage at RX pins	$V_{AUX\_DIFF\_PP} = 2 \times  V_{AUXP} - V_{AUXN} $	0.14	1.36	V
V <sub>AUX_DC_CM</sub>	AUX channel DC common mode voltage		0	2	V
I <sub>AUX_SHORT</sub>	AUX channel short circuit current limit			90	mA
	SCL/SDA_SNK DC input voltage		-0.3	5.6	V
V <sub>I-DC</sub>	SCL/SDA_CTL, SCL/SDA_SRC DC input voltage		-0.3	3.6	V
V	SCL/SDA_SNK, SCL/SDA_SRC Low level input voltage			0.3 x V <sub>CC</sub>	V
$V_{IL}$	SCL/SDA_CTL Low level input voltage			0.3 x V <sub>CC</sub>	V
	SCL/SDA_SNK high level input voltage		3		V
V <sub>IH</sub>	SCL/SDA_SRC high level input voltage		0.7 x V <sub>CC</sub>		V
	SCL/SDA_CTL high level input voltage		0.7 x V <sub>CC</sub>		V
.,	SCL/SDA_CTL, SCL/SDA_SRC low-	$I_0 = 3$ -mA and $V_{CC} > 2$ -V		0.4	V
$V_{OL}$	level output voltage	$I_0$ = 3-mA and $V_{CC}$ < 2-V		0.2 V <sub>CC</sub>	V
f <sub>SCL</sub>	SCL clock frequency fast I2C mode for local I2C control			400	kHz
C <sub>bus</sub>	Total capacitive load for each bus line (DDC and local I2C pins)			400	pF

## 7.9 HPD Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage	HPD_SNK	2.1			V
V <sub>IL</sub>	Low-level input voltage	HPD_SNK			0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -500-μA; HPD_SRC	2.4		3.6	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 500-μA; HPD_SRC	0		0.1	V
I <sub>LEAK</sub>	Failsafe condition leakage current	VCC = 0-V; V <sub>DD</sub> = 0-V; HPD_SNK = 5-V			40	μА
I <sub>H_HPD</sub>	High-level input current	Device powered; V <sub>IH</sub> = 5-V; I <sub>H_HPD</sub> includes R <sub>pdHPD</sub> resistor current			40	μΑ
I <sub>L_HPD</sub>	Low-level input current	Device powered; V <sub>IL</sub> = 0.8-V; I <sub>L_HPD</sub> includes R <sub>pdHPD</sub> resistor current			30	
R <sub>pdHPD</sub>	HPD input termination to GND	V <sub>CC</sub> = 0-V	150	190	220	kΩ



# 7.10 HDMI and DVI Main Link Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REDRIVER MO	ODE					
D <sub>R</sub>	Data rate (Automatic Mode)		250		1000	Mbps
D <sub>R</sub>	Data rate (full redriver mode)		250		6000	Mbps
t <sub>PLH</sub>	Propagation delay time (low to high)		250		600	ps
t <sub>PHL</sub>	Propagation delay time (high to low)		250		800	ps
t <sub>T1</sub>		SLEW_CTL = H; TX_TERM_CTL = L; PRE_SEL = NC; OE = H; DR = 6 Gbps	45			
t <sub>T2</sub>	Transition time (rise and fall time); measured at 20% and 80% levels for data	SLEW_CTL = L; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps	65			ps
t <sub>T3</sub>	times.	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps; CLK 150MHz	100			
t <sub>SK1(T)</sub>	Intra-pair output skew	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps;			40	
t <sub>SK2(T)</sub>	Inter-pair output skew	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps;			100	ps
t <sub>JITD1(1.4b)</sub>	Total output data jitter	DR = 2.97 Gbps, HDMI_SEL/A1 = NC, EQ_SEL/A0 = NC; PRE_SEL = NC; SLEW_CTL = H OE = H. See Figure 10 at TTP3			0.2	Tbit
		3.4Gbps < Rbit ≤ 3.712Gps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H			0.4	Tbit
t <sub>JITD1(2.0)</sub>	Total output data jitter	3.712Gbps < Rbit < 5.94Gbps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H			-0.033 2Rbit2 +0.23 12 Rbit + 0.1998	Tbit
		5.94Gbps ≤ Rbit ≤ 6.0Gbps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H			0.8	Tbit
t <sub>JITC1(1.4b)</sub>	Total output clock jitter	CLK = 297 MHz			0.25	Tbit
t <sub>JITC1(2.0)</sub>	Total output clock jitter	DR = 6Gbps: CLK = 150 MHz			0.3	Tbit
RETIMER MO	DE				•	
$d_R$	Data rate (Full retimer mode)		0.25		6	Gbps
$d_R$	Data rate (Automatic mode)		1.0		6	Gbps
$d_{XVR}$	Automatic redriver to retimer crossover	Measured with input signal applied from 0 to 200 mVpp	.75	1.0	1.25	Gbps
f <sub>CROSSOVER</sub>	Crossover frequency hysteresis			250		MHz
P <sub>LLBW</sub>	Data retimer PLL bandwidth	Default loop bandwidth setting		.4	1	MHz
t <sub>ACQ</sub>	Input clock frequency detection and retimer acquisition time			180		μS
$I_{JT1}$	Input clock jitter tolerance	Tested when data rate > 1.0 Gbps			0.3	Tbit
t <sub>T1</sub>		SLEW_CTL = H; TX_TERM_CTL = L; PRE_SEL = NC; OE = H; DR = 6 Gbps	45			
t <sub>T2</sub>	Transition time (rise and fall time); measured at 20% and 80% levels for data lanes. TMDS clock meets t <sub>T3</sub> for all three	SLEW_CTL = L; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps	65			ps
t <sub>T3</sub>	times.	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps; CLK = 150 MHz	100			
t <sub>DCD</sub>	OUT_CLK ± duty cycle		40%	50%	60%	



# **HDMI and DVI Main Link Switching Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SK_INTER</sub>	Inter poir output alread	Default setting for internal inter-pair skew			0.2	Tch
t <sub>SK_INTRA</sub>	Inter-pair output skew	adjust, HDMI_SEL/A1 = NC			0.15	Tbit
t <sub>JITC1(1.4b)</sub>	Total output clock jitter	CLK = 297 MHz			0.25	Tbit
t <sub>JITC1(2.0)</sub>	Total output clock jitter	DR = 6Gbps: CLK = 150 MHz			0.3	Tbit
t <sub>JITD2</sub>		3.4 Gbps < R <sub>bit</sub> ≤ 3.712 Gbps			0.4	
	Total output data jitter	3.712 Gbps < R <sub>bit</sub> < 5.94 Gbps			See (1)	Tbit
		5.94 Gbps ≤ R <sub>bit</sub> ≤ 6.0 Gbps			0.6	
		3.4 Gbps < R <sub>bit</sub> ≤ 3.712 Gbps	335			
V <sub>OD_range</sub>	Total TMDS data lanes output differential voltage	3.712 Gbps < R <sub>bit</sub> < 5.94 Gbps	See (2)			mV
		5.94 Gbps ≤ R <sub>bit</sub> ≤ 6.0 Gbps	150			

Submit Documentation Feedback

 $<sup>\</sup>begin{array}{ll} (1) & -0.0332 {R_{bit}}^2 + 0.2312 \ {R_{bit}} + 0.1998 \\ (2) & -19.66 \times ({R_{bit}}^2) + (106.74 \times {R_{bit}}) + 209.58 \end{array}$ 



## 7.11 AUX Switching Characteristics (Only for RGZ Package)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UI <sub>MAN</sub>	Manchester transaction unit interval		0.4		0.6	μs
t <sub>AUXjitter_TX</sub>	Cycle-to-cycle jitter time at transmit pins				80.0	$UI_MAN$
t <sub>AUXjitter_RX</sub>	Cycle-to-cycle jitter time receive pins				0.05	UI <sub>MAN</sub>

## 7.12 HPD Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD(HPD)</sub>	Propagation delay from HPD_SNK to HPD_SRC; rising edge and falling edge	See Figure 14; not valid during switching time		40	120	ns
t <sub>T(HPD)</sub>	HPD logical disconnected timeout	See Figure 15		2		ms

## 7.13 DDC and I<sup>2</sup>C Switching Characteristics


over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time of both SDA and SCL signals	Vcc = 3.3-V			300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals				300	ns
t <sub>HIGH</sub>	Pulse duration, SCL high		0.6			μS
t <sub>LOW</sub>	Pulse duration, SCL low		1.3			μS
t <sub>SU1</sub>	Setup time, SDA to SCL		100			ns
t <sub>ST, STA</sub>	Setup time, SCL to start condition		0.6			μS
t <sub>HD,STA</sub>	Hold time, start condition to SCL		0.6			μS
t <sub>ST,STO</sub>	Setup time, SCL to stop condition		0.6			μS
t <sub>(BUF)</sub>	Bus free time between stop and start condition.		1.3			μS
t <sub>PLH1</sub>	Propagation delay time, low-to-high-level output	Source-to-sink: 100-kbps pattern; Cb(Sink) = 400-pF <sup>(1)</sup> ; See Figure 18		360		ns
t <sub>PHL1</sub>	Propagation delay time, high-to-low-level output			230		ns
t <sub>PLH2</sub>	Propagation delay time, low-to-high-level output	Sink to Source: 100-kbps pattern; Cb(Source) = 100-pF <sup>(1)</sup> ; See Figure 19		250		ns
t <sub>PHL2</sub>	Propagation delay time, high-to-low-level output			200		ns

<sup>(1)</sup> Cb = total capacitance of one bus line in pF.

# TEXAS INSTRUMENTS

## 7.14 Typical Characteristics



## 8 Parameter Measurement Information




Figure 4. TMDS Main Link Test Circuit






Figure 5. Input and Output Timing Measurements




Figure 6. HDMI and DVI Sink TMDS Output Skew Measurements



Figure 7. TMDS Main Link Common Mode Measurements






Figure 8. Output Differential Waveform 0 dB De-Emphasis





Figure 9. PRE\_SEL = L for -2-dB De-Emphasis





- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8" of FR4, AC coupling cap, connector and another 1-2" of FR4. Trace width – 4 mils. 100-Ω differential impedance.
- (2) All jitter is measured at a BER of 10-9.
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1.
- (4) AVCC = 3.3-V
- (5)  $RT = 50-\Omega$
- (6) The input signal from parallel bit error rate tester (BERT) does not have any pre-emphasis. Refer to Recommended Operating Conditions.

Figure 10. TMDS Output Jitter Measurement





Figure 11. Post EQ Input Eye Mask at TTP2\_EQ





TMDS DATA RATE (Gbps)	H (Tbit)	V (mV)
3.4 < DR < 3.712	0.6	335
3.712 < DR < 5.94	$-0.0332R_{bit}^2 + 0.2312R_{bit} + 0.1998$	$-19.66R_{bit}^2 + 106.74R_{bit} + 209.58$
5.94 ≤ DR ≤ 6.0	0.4	150

Figure 12. Output Eye Mask at TTP4\_EQ

Submit Documentation Feedback






Figure 13. HPD Test Circuit




Figure 14. HPD Timing Diagram Number 1




Figure 15. HPD Logic Disconnect Timeout






Figure 16. Start and Stop Condition Timing




Figure 17. SCL and SDA Timing






Figure 18. DDC Propagation Delay - Source to Sink




Figure 19. DDC Propagation Delay - Sink to Source




## 9 Detailed Description

#### 9.1 Overview

The SNx5DP159 device is a Dual Mode[1] DisplayPort retiming level shifter that supports data rates up to 6-Gbps for HDMI2.0a. The device takes in AC coupled HDMI/DVI signals and level shifts them to TMDS signals while compensating for loss and jitter through its receiver equalizer and retiming functions. The SNx5DP159 in default configuration should meet most system needs but also provides features that allow the system implementer flexibility in design. Programming can be accomplished through I<sup>2</sup>C[4] or pin strapping.

## 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

NOTE: **Black** pin names are common to both packages.

Blue pin names are only in the SNx5DP159 RGZ package.



#### 9.3 Feature Description

#### 9.3.1 Reset Implementation

When OE is de-asserted, control signal inputs are ignored; the Dual Mode[1] DisplayPort inputs and outputs are high impedance. It is critical to transition the OE input from a low level to a high level after the  $V_{CC}$  supply has reached the minimum recommended operating voltage. Achieve this transition by a control signal to the OE input, or by an external capacitor connected between OE and GND. To ensure that the SNx5DP159 device is properly reset, the OE pin must be de-asserted for at least 100- $\mu$ s before being asserted. When OE is toggled in this manner the device is reset. This requires the device to be reprogrammed if it was originally programmed through  $I^2C$  for configuration. When implementing the external capacitor, the size of the external capacitor depends on the power-up ramp of the  $V_{CC}$  supply, where a slower ramp-up results in a larger value external capacitor. Refer to the latest reference schematic for SNx5DP159; consider approximately 200-nF capacitor as a reasonable first estimate for the size of the external capacitor. Both OE implementations are shown in Figure 20 and Figure 21.




Figure 20. External Capacitor Controlled OE

Figure 21. OE Input from Active Controller

#### 9.3.2 Operation Timing

SNx5DP159 starts to operate after the OE signal goes high (see Figure 22, Figure 23, and Table 1). Keeping OE low until  $V_{DD}$  and  $V_{CC}$  become stable avoids any timing requirements as shown in Figure 22.




Figure 22. Power-Up Timing for SNx5DP159



## **Feature Description (continued)**




Figure 23. CDR Timing for SNx5DP159

Table 1. SNx5DP159 Operation Timing

		MIN	MAX	UNIT
t <sub>d1</sub>	$V_{DD}/V_{CC}$ stable before $V_{CC}/V_{DD}$	0	200	μs
t <sub>d2</sub>	$V_{DD}$ and $V_{CC}$ stable before OE deassertion	100		μs
t <sub>d3</sub>	CDR active operation after retimer mode initial		15	ms
t <sub>d4</sub>	CDR turn off time after retimer mode de-assert		120	ns
VDD_ramp	V <sub>DD</sub> supply ramp-up requirements		100	ms
VCC_ramp	V <sub>CC</sub> supply ramp-up requirements		100	ms

## 9.3.3 I<sup>2</sup>C-over-AUX to DDC Bridge (SNx5DP159 48-Pin Package Version Only)

The SNx5DP159 device incorporates the  $I^2C$ -over-AUX to DDC bridge to support the DisplayPort Dual-Mode standard version 1.1. It enables the communication between source device and sink device through AUX channel. The bridge receives the request from source device in the  $I^2C$ -over-AUX format and transfers it into DDC signal to sink device. When the sink device responds, the request in the DDC channel and bridge packages it into  $I^2C$ -over-AUX and sends it back to the source device.

#### 9.3.4 Input Lane Swap and Polarity Working

The SNx5DP159 device incorporates the swap function, which can set the input lanes in swap mode. The IN\_D2 routes to the OUT\_CLK position. The IN\_D1 swaps with IN\_D0. The swap function only changes the input pins; EQ setup follows new mapping. The SWAP/POL is pin 1 in the 48-pin RGZ package. For the RSB version, the user needs to control the register 0x09h bit 7 for SWAP enable. Lane swap is operational in both redriver and retimer mode.

Table 2. Lane Swap<sup>(1)</sup>

$\begin{split} &\text{IN\_D2} \rightarrow \text{OUT\_D2} & &\text{IN\_D2} \rightarrow \text{OUT\_CLK} \\ &\text{IN\_D1} \rightarrow \text{OUT\_D1} & &\text{IN\_D1} \rightarrow \text{OUT\_D0} \\ &\text{IN\_D0} \rightarrow \text{OUT\_D0} & &\text{IN\_D2} \rightarrow \text{OUT\_D1} \end{split}$	NORMAL OPERATION	SWAP = L OR CSR 0x09h BIT 7 IS 1'b1
	$IN\_D2 \to OUT\_D2$	$IN\_D2 \to OUT\_CLK$
IN D0 $\rightarrow$ OUT D0 IN D2 $\rightarrow$ OUT D1	$IN_D1 \rightarrow OUT_D1$	$IN_D1 \rightarrow OUT_D0$
	$IN\_D0 \rightarrow OUT\_D0$	$IN_D2 \rightarrow OUT_D1$
$IN\_CLK \rightarrow OUT\_CLK \qquad \qquad IN\_CLK \rightarrow OUT\_D2$	$IN\_CLK \rightarrow OUT\_CLK$	$IN\_CLK \rightarrow OUT\_D2$

(1) The output lanes never change. Only the input lanes change. See Figure 24 and Figure 25.






Figure 24. SNx5DP159 Swap Function for 48 Pins




Figure 25. SNx5DP159 Swap Function for 40 Pins

The SNx5DP159 can also change the polarity of the input signals. Use Register 0x9h bit 6 to swap polarity using  $I^2C$ . Polarity swap only works for retimer mode. When the device is in automatic redriver to retimer mode this only works when device is in retimer stage. If set and data rate falls below 1.0-Gbps in this mode the polarity function will be lost.



#### 9.3.5 Main Link Inputs

Standard Dual Mode[1] DisplayPort terminations are integrated on all inputs with expected AC coupling capacitors on board prior to input pins. External terminations are not required. Each input data channel contains an adaptive or fixed equalizer to compensate for cable or board losses. The voltage at the input pins must be limited below the absolute maximum ratings. The input pins have incorporated failsafe circuits. The input pins can be polarity changed through the local I2C register or pin strapping.

#### 9.3.6 Main Link Inputs Debug Tools

There are two methods for debugging a system making sure the inputs to the SNx5DP159 are valid. A TMDS error checker is implemented that will increment an error counter per data lane. This allows the system implementer to determine how the link between the source and SNx5DP159 is performing on all three data lanes. See CSR Bit Field Definitions – RX PATTERN VERIFIER CONTROL/STATUS register in Table 10.

If a high error count is evident, the SNx5DP159 has the ability to provide the general eye quality. A tool is available that uses the I<sup>2</sup>C[4] link to download data that can be plotted for an eye diagram. This is available per data lane.

#### 9.3.7 Receiver Equalizer

Equalizers are used to clean up inter-symbol interference (ISI) jitter or loss from the bandwidth-limited board traces or cables. The SNx5DP159 device supports both fixed receiver equalizer (redriver and retimer mode) and adaptive receive equalizer (retimer mode) by setting the EQ\_SEL/A0 pin or through I<sup>2</sup>C using reg0Ah[5]. When the EQ\_SEL/A0 pin is high, the EQ gain is fixed to 14-dB. The EQ gain will be 7.5-dB if the EQ\_SEL/A0 pin is set low. The SNx5DP159 device operates in adaptive equalizer mode when EQ\_SEL/A0 left floating. Using adaptive equalization the gain will be automatically adjusted based on the data rate to compensate for variable trace or cable loss. Using the local I<sup>2</sup>C[4] control, reg0Dh[5:1], the fixed EQ gain can be selected for both data and clock.




Figure 26. Adaptive EQ Gain Curve

## 9.3.8 Termination Impedance Control

HDMI2.0[3] standard requires the transmitter termination impedance should be between 75 to 150- $\Omega$ . Older versions of the HDMI standard required no source termination. For HDMI1.4b[2] when data rate over 2 Gbps, the output performance could be better if the termination value between 150 to 300- $\Omega$  which was allowed. The SNx5DP159 supports three different source termination impedances for HDMI1.4b[2] and HDMI2.0[3]. Pin 36, TX\_TERM\_CTL, offers a selection option to choose the output termination impedance value. This can be adjusted by I<sup>2</sup>C[4]; reg0Bh[4:3] TX\_TERM\_CTL.



#### 9.3.9 TMDS Outputs

An 1% precision resistor,  $7.06\text{-}k\Omega$ , is recommended to be connected from Vsadj pin to ground to allow the differential output swing to comply with TMDS signal levels. The differential output driver provides a typical 10-mA current sink capability when no source term is enabled, which provides a typical 500-mV voltage drop across a  $50\text{-}\Omega$  termination resistor. As compliance testing is system dependant this resistor value can be adjusted.




Figure 27. TMDS Driver and Termination Circuit

Referring to Figure 27, if both  $V_{CC}$  (device supply) and AVCC (sink termination supply) are powered, the TMDS output signals are high impedance when OE = low. The normal operating condition is that both supplies are active. A total of 33-mW of power is consumed by the terminations independent of the OE logical selection. When AVCC is powered on, normal operation (OE controls output impedance) is resumed. When the power source of the device is off and the power source to termination is on, the IO(off) (output leakage current) specification ensures the leakage current is limited  $45-\mu A$  or less.

The clock and data lanes  $V_{OD}$  can be changed through  $I^2C[4]$  (see VSWING\_CLK and VSWING\_DATA in Table 8 for details). Figure 3 shows the different output voltage based on different Vsadj resistor values.

#### 9.3.9.1 Pre-Emphasis/De-Emphasis

The SNx5DP159 provides De-emphasis as a way to compensate for the ISI loss between the TMDS outputs and the receiver it is driving. There are two methods to implement this function. When in pin strapping mode the PRE\_SEL pin controls this. The PRE\_SEL pin provides -2-dB, or 0-dB de-emphasis, which allows output signal pre-conditioning to offset interconnect losses from the SNx5DP159 device outputs to a TMDS receiver. TI recommends setting PRE\_SEL at 0 dB while connecting to a receiver through a short PCB route. When pulled to ground with a 65-k $\Omega$  resistor -2-dB can be realized, see Figure 9. When using I<sup>2</sup>C, Reg0Ch[1:0] is used to make these adjustments.

As there are times true pre-emphasis may be the best solution there are two ways to accomplish this. If pin strapping is being use the best method is to reduce the Vsadj resistor value increasing the  $V_{OD}$  and then pulling the PRE\_SEL pin to ground using the 65-k $\Omega$  resistor, see Figure 28. If using I<sup>2</sup>C this can be accomplished using two methods. First is similar to pin strapping by adjusting the Vsadj resistor value and then implementing –2-dB de-emphasis. Second method is to set Reg0Ch[7:5] = 011 and the set Reg0Ch[1:0] = 01 which accomplishes the same pre-emphasis setting. See Figure 29.






Figure 28. Pre-Emphasis Using Pin Strapping Method




Figure 29. Pre-Emphasis Using I<sup>2</sup>C Method



#### 9.4 Device Functional Modes

#### 9.4.1 Retimer Mode

Clock and data recovery circuits (CDR) are used to track, sample and retime the equalized data bit streams. The CDRs are designed with loop bandwidth to minimize the amount of jitter transfer from the video source to the TMDS outputs. Input jitter within the CDR's PLL bandwidth, < 1-MHz, will be transferred to the TMDS outputs. Higher frequency jitter above the CDR loop bandwidth is attenuated, providing a jitter cleaning function to reduce the amount of high frequency jitter from the video source. The retimer is automatically activated at pixel clock above approximately 100-MHz when jitter cleaning is needed for robust operation. The retimer operates at about 1.0 to 6-Gbps DR supporting HDMI2.0[3]. At pixel clock frequency below about 100 MHz, the SNx5DP159 automatically bypasses the internal retimer and operates as a redriver. When the video source changes resolution, the internal retimer starts the acquisition process to determine the input clock frequency and acquire lock to the new data bit streams. During the clock frequency detection period and the retimer acquisition period (that last approximately 7-ms), the TMDS drivers can be kept active (default) or programmed to be disabled to avoid sending invalid clock or data to the downstream receiver.

#### 9.4.2 Redriver Mode

The SNx5DP159 also has a redriver mode that can be enabled through I<sup>2</sup>C[4]; at offset address 0Ah bits 1:0 DEV\_FUNC\_MODE. When in this mode, the CDR and PLL are shut off, thus reducing power. Jitter performance is degraded as the device will now only compensate for ISI loss in the link. In redriver mode HDMI2.0[3] compliance is not guaranteed as skew compensation and retiming functions are disabled. Excessive random or phase jitter will not be compensated.

#### 9.4.3 DDC Training for HDMI2.0 Data Rate Monitor

As part of discovery, the source reads the sink's E-EDID information to understand the sink's capabilities. Part of this read is HDMI forum vendor specific data block (HF-VSDB) MAX\_TMDS\_Character\_Rate byte to determine the data rate supported. Depending upon the value, the source will write to slave address 0xA8 offset 0x20 bit1, TMDS\_CLOCK\_RATIO\_STATUS. The SNx5DP159 snoops this write to determine the TMDS clock ratio and thus sets its own TMDS\_CLOCK\_RATIO\_STATUS bit accordingly. If a 1 is written, then the TMDS clock is 1/40 of TMDS bit period. If a 0 is written, then the TMDS clock is 1/10 of TMDS bit period. The SNx5DP159 will always default to 1/10 of TMDS bit period unless a 1 is written to address 0xA8 offset 0x20 bit 1. When HPD\_SNK is de-asserted, this bit is reset to default values. If the source does not write this bit the SNx5DP159 will not be configured for TMDS clock 1/40 mode in support of HDMI2.0. As the SNx5DP159 is in link but not recognized as part of the link it is possible that the source could read the sink EDID where this bit is set and does not re-write this bit. If the SNx5DP159 has entered a power down state this bit is cleared and does not reset on a read. To work properly the bit has to be set again with a write by the source.

#### 9.4.4 DDC Functional Description

Copyright © 2015-2017, Texas Instruments Incorporated

The SNx5DP159 solves sink- or source-level issues by implementing a master/slave control mode for the DDC bus. When the SNx5DP159 detects the start condition on the DDC bus from the SDA\_SRC/SCL\_SRC, it will transfer the data or clock signal to the SDA\_SNK/SCL\_SNK with little propagation delay. When SDA\_SNK detects the feedback from the downstream device, the SNx5DP159 will pull up or pull down the SDA\_SRC bus and deliver the signal to the source.

The DDC link defaults to 100 kbps, but can be set to various values including 400 kbps by setting the correct value to address 22h (see Table 3) through the I<sup>2</sup>C access on the DDC interface. The DDC lines are 5-V tolerant. The HPD\_SRC goes to high impedance when VCC is under low power conditions, < 1.5-V.

#### NOTE

The SNx5DP159 uses clock stretching for DDC transactions. As there are sources and sinks that do no perform this function correctly a system may not work correctly as DDC transactions are incorrectly transmitted/received. To overcome this a snoop configuration can be implemented where the SDA/SCL from the source is connected directly to the SDA/SCL sink. The SNx5DP159 will need its SDA\_SNK and SCL\_SNK pins connected to this link in order to the SNx5DP159 to configure the TMDS\_CLOCK\_RATIO\_STATUS bit. Care must be taken when this configuration is being implemented as the voltage levels for DDC between the source and sink may be different, 3.3 V vs 5 V.

Droduct Folder Links, CNCEDD450, CNZEL



## 9.5 Register Maps

## 9.5.1 DP-HDMI Adaptor ID Buffer

The SNx5DP159 device includes the DP-HDMI adapter ID buffer for HDMI/DVI adaptor recognition, defined by the VESA DisplayPort <u>Dual-Mode</u> Standard Version 1.1, accessible by standard I<sup>2</sup>C[4] protocols through the DDC interface when the <u>HDMI\_SEL</u>/A1 pin is low. The DP-HDMI adapter buffer and extended DDC register for Type 2 capability is accessed at target addresses 80h (Write) and 81h (Read).

The DP-HDMI adapter buffer contains a read-only phrase DP-HDMI ADAPTOR<EOT> converted to ASCII characters, as shown in Table 3, and supports the WRITE command procedures (accessed at target address 80h) to select the subaddress, as recommended in the VESA DisplayPort Interoperability Guideline Adaptor Checklist Version 1.0 section 2.3.

Table 3. SNx5DP159 DP-HDMI Adaptor ID Buffer and Extended DDC

Address	Description	Value HDMI	Value DVI	Read or Read/Write
00h		44h	00h	
01h		50h	00h	
02h		2Dh	00h	
03h		48h	00h	
04h		44h	00h	
05h		4Dh	00h	
06h		49h	00h	
07h	HDMI ID code	20h	00h	Read only
08h	HDMI ID code	41h	00h	Read only
09h		44h	00h	
0Ah		41h	00h	
0Bh		50h	00h	
0Ch		54h	00h	
0Dh		4Fh	00h	
0Eh		52h	00h	
0Fh		04h	00h	
	Video Adaptor Identifier Bit 2:0 ADAPTOR_REVISION	0	0	
10h	Bit 3 Reserved: but 0 for type 2	0	0	Read only
	Bits 7:4 1010 = Dual mode defined by dual mode[1] standard	1010	0	
11h	IEE_OUI first two hex digits	08h	08h	Read only
12h	IEE_OUI second two hex digits	00h	00h	Read only
13h	IEE_OUI third two hex digits	28h	28h	Read only
14h		44h	44h	
15h		50h	50h	
16h	Device ID	31h	31h	Read only
17h	Device ID	35h	35h	Read Only
18h		39h	39h	
19h		00h	00h	
	Hardware revision	02h	02h	
1Ah	Bits 7:4 major revision	00h	00h	Read only
	Bits 3:0 minor revision	02h	02h	
1Bh	Firmware or software major revision	00h	00h	Read only
1Ch	Firmware or software minor revision	00h	00h	Read only



## **Register Maps (continued)**

Table 3. SNx5DP159 DP-HDMI Adaptor ID Buffer and Extended DDC (continued)

Address	Description	Value HDMI	Value DVI	Read or Read/Write
1Dh	Max TMDS clock rate Default value is F0h in HDMI column Note: Value determined by taking clock rate and dividing by 2.5 and converting to HEX. For HDMI2.0 extend as if the clock rate extended instead of its actual method, clock 1/10 DR and not 1/40 DR.	F0h	42h	Read only
1Eh	If I2C_DR_CTL = 0 the value is 0Fh $\rightarrow$ If DDC_AUX_DR_SEL = 0 the value is 0Fh If I2C_DR_CTL = 1 the value is 1Fh $\rightarrow$ If DDC_AUX_DR_SEL = 1 then value is 1Fh If I2C_DR_CTL = 0 the value is 0Fh If I2C_DR_CTL = 1 the value is 1Fh	0Fh	0Fh	Read only
1Fh	Reserved	00h	00h	Write/Read
20h	TMDS_OE Bit 0: 0 = TMDS_ENABLED (default) 1 = TMDS_DISABLED Bits 7:1 Reserved	00h	00h	Write/Read
21h	HDMI Pin Control Bit 0 = CEC_EN Enables connection between the HDMI CEC pin connected to the sink and the CONFIG2 pin to the upstream device + 27-kΩ pullup. 0 = CEC_ DISABLED (default) 1 = CEC_ ENABLED Bits 7:1 = RESERVED	00h	00h	Write/Read
22h	Writing a bit pattern to this register that is not defined above may result in an unpredictable I <sup>2</sup> C speed selection, but the adaptor must continue to otherwise work normally. Only applicable when using I <sup>2</sup> C-over-AUX transport 01h = 1-Kbps 02h = 5-Kbps 04h = 10-Kbps 08h = 100-Kbps 10h = 400-Kbps (RSVD in Dual Mode STND) On read, the dual-mode cable adaptor returns a value to indicate the speed currently in use. The default I2C speed prior to software writing to this register is 100-Kbps. Illegal write value shall write register default (08h). This register sets the DDC output DR whether I <sup>2</sup> C-over-AUX or straight DDC	08h	08h	Write/Read
23h-FFh	Reserved	00h	00h	Read

#### 9.5.2 Local I<sup>2</sup>C Interface Overview

The SCL\_CTL and SDA\_CTL pins are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively. The SNx5DP159 I<sup>2</sup>C interface conforms to the 2-wire serial interface defined by the I<sup>2</sup>C Bus Specification, Version 2.1 (January 2000), and supports the fast mode transfer up to 400 kbps.

The device address byte is the first byte received following the start condition from the master device. The 7-bit device address for the SNx5DP159 device decides by the combination of EQ\_SEL/A0 and HDMI\_SEL/A1. Table 4 clarifies the SNx5DP159 device target address.



## Table 4. I<sup>2</sup>C Device Address Description

A4/A0	SNx5DP159 I <sup>2</sup> C Device Address								ADD
A1/A0	7 (MSB)	6	5	4	3	2	1	0 (W/R)	ADD
00	1	0	1	1	1	1	0	0/1	BC/BD
01	1	0	1	1	1	0	1	0/1	BA/BB
10	1	0	1	1	1	0	0	0/1	B8/B9
11	1	0	1	1	0	1	1	0/1	B6/B7

#### 9.5.3 I<sup>2</sup>C Control Behavior

Follow this procedure to write to the SNx5DP159 device I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the SNx5DP159 device 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The SNx5DP159 device acknowledges the address cycle by combination of A0 and A1.
- 3. The master presents the subaddress (I<sup>2</sup>C register within SNx5DP159 device) to be written, consisting of one byte of data, MSB-first.
- 4. The SNx5DP159 device acknowledges the subaddress cycle.
- 5. The master presents the first byte of data to be written to the I<sup>2</sup>C register.
- 6. The SNx5DP159 device acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SNx5DP159.
- 8. The master terminates the write operation by generating a stop condition (P).

Follow this procedure to read the SNx5DP159 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the SNx5DP159 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The SNx5DP159 device acknowledges the address cycle by combination of A0 and A1.
- 3. The master presents the subaddress (I2C register within SNx5DP159 device) to be read, consisting of one byte of data, MSB-first.
- 4. The SNx5DP159 device acknowledges the subaddress cycle.
- 5. The master initiates a read operation by generating a start condition (S), followed by the SNx5DP159 7-bit address and a one-value W/R bit to indicate a read cycle.
- 6. The SNx5DP159 device acknowledges the address cycle.
- 7. The SNx5DP159 device transmit the contents of the memory registers MSB-first starting at the written subaddress.
- 8. The SNx5DP159 device will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 9. If an ACK is received, the SNx5DP159 device transmits the next byte of data.
- 10. The master terminates the read operation by generating a stop condition (P).

#### NOTE

Upon reset, the SNx5DP159 sub-address will always be set to 0x00. When no subaddress is included in a read operation, the SNx5DP159 subaddress increments from previous acknowledged read or write data byte. If it is required to read from a subaddress that is different from the SNx5DP159 internal subaddress, a write operation with only a subaddress specified is needed before performing the read operation.

Refer to Table 6 for the SNx5DP159 device local I<sup>2</sup>C register descriptions. Reads from reserved fields return 0s and writes are ignored.



## 9.5.4 I<sup>2</sup>C Control and Status Registers

Reads from reserved fields return 0, and writes to read-only reserved registers are ignored. Writes to reserved registers, which are marked with 'W', produce unexpected behavior. All addresses not defined by this specification are considered reserved. Reads from these addresses return 0 and writes will be ignored.

#### 9.5.4.1 Bit Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in Table 5.

**Table 5. Field Access Tags** 

ACCESS TAG	NAME	DESCRIPTION
R	Read	The field is read by software
W	Write	The field is written by software
S	Set	The field is set by a write of one. Writes of 0 to the field have no effect
С	Clear	The field is cleared by a write of 1. Writes of 0 to the field have no effect
U	Update	Hardware may autonomously update this field
NA	No access	Not accessible or not applicable

#### 9.5.4.2 CSR Bit Field Definitions

#### 9.5.4.2.1 ID Registers

Table 6. ID Registers

ADDRESS	BIT	DESCRIPTION	ACCESS
00h:07h	7:0	DEVICE_ID These fields return a string of ASCII characters "DP159" followed by three space characters.	R
08h	7:0	REV _ID. This field identifies the device revision.  0000001 – DP159 revision 1	R

#### 9.5.4.2.2 Misc Control

**Table 7. Misc Control** 

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS
	7	1'b0	SWAP_EN: This field enables swapping the input main link lanes  0 - Disable (default)  1 - Enable  Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0	RWU
	6	1'b0	LANE_POLARITY: swaps the input data and clock lanes polarity. <b>0 – Disabled: No polarity swap</b> 1 – Swaps the input data and clock lane polarity  Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0. This feature is only valid when in retimer mode.	RWU
	5:4	2'b00	Reserved	R
09h	3	1'b0	PD_EN 0 – Normal working (default) 1 – Forced power-down by I <sup>2</sup> C, lowest power state	RW
	2	1'b0	HPD_AUTO_PWRDWN_DISABLE  0 - Automatically enters power down mode based on HPD_SNK (default)  1 - Will not automatically enter power mode based upon HPD_SNK	RW
	1:0	2'b10	I2C_DR_CTL. I2C data rate supported for configuring device 00 – 5-kbps 01 – 10-kbps 10 – 100-kbps (default) 11 – 400-kbps (Note: HPD_AUTO_PWRDWN_DISABLE must be set before enabling 400 Kbps mode)	RW

Copyright © 2015–2017, Texas Instruments Incorporated



#### **Table 7. Misc Control (continued)**

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS		
	7	1'b0	Application Mode Selection <b>0 – Source (default) - Set the adaptive EQ mid point to between 6.5-dB and 7.5-dB</b> 1 – Sink - Sets the adaptive EQ starting point to between 12-dB and 13-dB	RW		
	6	1'b0	HPDSNK_GATE_EN: This field sets the functional relationship between HPD_SNK and HPD_SRC.  0 - HPD_SNK passed through to the HPD_SRC (default)  1 - HPD_SNK will not pass through to the HPD_SRC.	RW		
	5	1'b1	EQ_ADA_EN: this field enables the equalizer working state.  0 - Fixed EQ  1 - Adaptive EQ (default)  Writes are ignored when I2C_EN/PIN = 0			
	4	1'b1	EQ_EN: this field enables the receiver equalizer.  0 – EQ disabled  1 – EQ enable (default)	RW		
0Ah	3	1'b1	AUX_BRG_EN: this field enable the AUX bridge working. This is only valid for the 48-pin package.  0 – AUX bridge disable 1 – AUX bridge enable (default)	RWU		
	2	1'b0	APPLY_RXTX_CHANGES, Self clearing write-only bit. Writing a 1 to this bit will apply new slew, tx_term, twpst1, eqen, eqadapten, swing, eqftc, eqlev settings to the clock and data lanes. Writes to the respective registers do not take immediate effect. This bit does not need to be written if I <sup>2</sup> C configuration occurs while OE or hpd_sink are low, I <sup>2</sup> C power down is active.	W		
	1:0	2'b01	DEV_FUNC_MODE: This field selects the device working function mode.  00 – Redriver mode across full range 250 Mbps to 6-Gbps  01 - Automatic redriver to retimer crossover at 1.0 Gbps (default)  10 - Automatic retimer for HDMI2.0  11 - Retimer mode across full range 250 Mbps to 6-Gbps  When changing crossover point, need to toggle PD_EN or toggle external HPD_SNK.	RW		

**Mode Selection Definition:** This bit lets the receiver know where the device is located in a system for the purpose of centering the AEQ point. The SNx5DP159 is targeting the source application, so the default value is 0, which will center the EQ at 6.5 to 7.5-dB depending upon TMDS\_CLOCK\_RATIO\_STATUS value, see Table 9. If the SNx5DP159 is in a dock or sink application, the value should be changed to a value of 1, which will center the EQ at 12 to 13-dB depending upon TMDS\_CLOCK\_RATIO\_STATUS value.

Submit Documentation Feedback



## 9.5.4.2.3 HDMI Control

## **Table 8. HDMI Control**

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS
	7:6	2'b00	SLEW_CTL. Slew rate control.2'00 is fastest and 2'b11 is slowest Writes ignored when I2C_EN/PIN = 0	RWU
	5	1'b0	HDMI_SEL: Contro; Writes ignored when I2C_EN/PIN = 0I  0 - HDMI (default)  1 - DVI	RWU
	4:3	2'b00	TX_TERM_CTL: Controls termination for HDMI TX $ \begin{array}{l} \textbf{00 - No termination} \\ \textbf{01 - 150 to } 300 \cdot \Omega \\ \textbf{10 - Reserved} \\ \textbf{11 - 75 to } 150 \cdot \Omega \\ \textbf{Note: Reflects the value of the TX_TERM_CTL pin; Writes ignored when I2C_EN/PIN = 0} \end{array} $	RWU
	2	1'b0	Reserved	R
0Bh	1	1'b0	TMDS_CLOCK_RATIO_STATUS: This field is updated from snoop of I <sup>2</sup> C write to slave address 0xA8 offset 0x20 bit 1 that occurred on the SDA_SRC/SCL_SRC interface. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b1, then this field will be set to a 1'b1. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b0, then this field will be set to a 1'b0. This field is reset to the default value whenever HPD_SNK is de-asserted for greater than 2 ms.  0 - TMDS clock is 1/10 of TMDS bit period (default)  1 - TMDS clock is 1/40 of TMDS bit period	RWU
	0	1'b0	DDC_TRAIN_SET: This field indicates the DDC training block function status. If disabled, the device can only work at the HDMI1.4b[2] or DVI mode  0 – DDC training enable (default)  1 – DDC training disable  Note: To force TMDS_CLOCK_RATIO_STATUS to 1, this register bit must be set to 1 which will force the 1/40 mode for HDMI2.0.	RW
	7:5	3'b000	VSWING_DATA: Data output swing control  000 – Vsadj set  001 – Increase by 7%  010 – Increase by 14%  011 – Increase by 21%  100 – Decrease by 30%  101 – Decrease by 21%  110 – Decrease by 14%  111 – Decrease by 7%	RW
0Ch	4:2	3'b000	VSWING_CLK: Clock Output Swing Control  000 – Vsadj set  001 – Increase by 7%  010 – Increase by 14%  011 – Increase by 21%  100 – Decrease by 30%  101 – Decrease by 21%  110 – Decrease by 14%  111 – Decrease by 14%  Note: Default is set by DR, which means standard based swing values but this allows for the swing to be overridden by selecting one of these values	RW
	1:0	2'b00	HDMI_TWPST1. HDMI de-emphasis FIR post-cursor-1 signed tap weight.  00 – No de-emphasis  01 – 2-dB de-emphasis  10 – Reserved  11 – Reserved	RWU



## 9.5.4.2.4 Equalization Control Register

**Table 9. Equalization Control Register** 

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS				
	7:6	2'b00	Reserved	RW				
			Data Lane EQ – Sets fixed EQ values					
5:3 1'b000	1'b000	HDMI1.4b[2]	RW					
0Dh			110 – 14-dB 110 – 13-dB 111 – 16.5-dB 111 – 14.5-dB					
			Clock Lane EQ - Sets fixed EQ values					
	2:1	2:1 1'b00 HDMI1.4b[2] 00 - 0-dB 01 - 1.5-dB 10 - 3-dB 11 - RSVD	00 - 0-dB       00 - 0-dB         01 - 1.5-dB       01 - 1.5-dB         10 - 3-dB       10 - 3-dB	RW				
	0	1'b0	0 – Clock VOD is half the set value when TMDS_CLOCK_RATIO_STATUS states in HDMI2.0 mode  1 – Disables TMDS_CLOCK_RATIO_STATUS control of the clock VOD so the output swing is full swing					

# 9.5.4.2.5 EyeScan Control Register

Table 10. EyeScan Control Register

ADDRESS	BITS	DEFAULT	DESCRIPTION	ACCESS
	7:4	4'b0000	PV_SYNC[3:0]. Pattern timing pulse. This field is updated for 8UI once every cycle of the PRBS generator. 1 bit per lane.	R
0Eh	3:0	4'b0000	PV_LD[3:0]. Load pattern-verifier controls into RX lanes. When asserted high, the PV_TO, PV_SEL, PV_LEN, PV_CP20, and PV_CP values are enabled into the corresponding RX lane. These values are then latched and held when PV_LD[n] is subsequently de-asserted low. 1 bit per lane.	RWU
0Fh	7:4	4'b0000	PV_FAIL[3:0]. Pattern verification mismatch detected. 1 bit per lane.	RU
UFII	3:0	4'b0000	PV_TIP[3:0]. Pattern search/training in progress. 1 bit per lane.	RU
	7	1'b0	PV_CP20. Customer pattern length 20 or 16 bits. <b>0 – 16 bits</b> 1 – 20 bits	RW
	6	1'b0	Reserved	R
10h	5:3	3'b000	PV_LEN[2:0]. PRBS pattern length  000 - PRBS7  001 - PRBS11  010 - PRBS23  011 - PRBS31  100 - PRBS15  101 - PRBS15  110 - PRBS20  111 - PRBS20	RW
	2:0	3,p000	PV_SEL[24:0]. Pattern select control  000 - Disabled  001 - PRBS  010 - Clock  011 - Custom  1xx - Timing only mode with sync pulse spacing defined by PV_LEN	RW
11h	7:0	'h00	PV_CP[7:0]. Custom pattern data.	RW
12h	7:0	'h00	PV_CP[15:8]. Custom pattern data.	RW



# Table 10. EyeScan Control Register (continued)

ADDRESS	BITS	DEFAULT	DESCRIPTION	ACCESS
12h	7:4	4'b0000	Reserved	R
13h	3:0	4'b0000	PV_CP[19:16]. Custom pattern data. Used when PV_CP20 = 1'b1.	RW
1.4h	7:3	5'b00000	Reserved	R
14h	2:0	3'b000	PV_THR[2:0]. Pattern-verifier retain threshold.	RW
	7	1'b0	DESKEW_CMPLT: Indicates TMDS lane deskew has completed when high	R
	6:5	2'b00	Reserved	R
15h	4	1'b0	BERT_CLR. Clear BERT counter (on rising edge).	RSU
	3	1'b0	TST_INTQ_CLR. Clear latched interrupt flag.	RSU
	2:0	3'b000	TST_SEL[2:0]. Test interrupt source select.	RW
	7:4	4'b0000	PV_DP_EN[3:0]. Enabled datapath verified based on DP_TST_SEL, 1 bit per lane.	RW
	3	1'b0	Reserved	R
16h	2:0	3'b000	DP_TST_SEL[2:0] Selects pattern reported by BERT_CNT[11:0], TST_INT[0] and TST_INTQ[0]. PV_DP_EN is non-zero  000 - TMDS disparity or data errors  001 - FIFO errors  010 - FIFO overflow errors  011 - FIFO underflow errors  100 - TMDS deskew status  101 - Reserved  110 - Reserved  111 - Reserved	RW
475	7:4	4'b0000	TST_INTQ[3:0]. Latched interrupt flag. 1 bit per lane	RU
17h	3:0	4'b0000	TST_INT[3:0]. Test interrupt flag. 1 bit per lane.	RU
18h	7:0	'h00	BERT_CNT[7:0]. BERT error count. Lane 0	RU
10h	7:4	4'b0000	Reserved	R
19h	3:0	4'b0000	BERT_CNT[11:8]. BERT error count. Lane 0	RU
1Ah	7:0	'h00	BERT_CNT[19:12]. BERT error count. Lane 1	RU
404	7:4	4'b0000	Reserved	R
1Bh	3:0	4'b0000	BERT_CNT[23:20]. BERT error count. Lane 1	RU
1Ch	7:0	'h00	BERT_CNT[31:24]. BERT error count. Lane 2	RU
1Db	7:4	4'b0000	Reserved	R
1Dh	3:0	4'b0000	BERT_CNT[35:32]. BERT error count. Lane 2	RU
1Eh	7:0	'h00	BERT_CNT[19:12]. BERT error count. Lane 3	RU
4 Fb	7:4	4'b0000	Reserved	R
1Fh	3:0	'h00	BERT_CNT[23:20]. BERT error count. Lane 3	RU
	7:4	4'b0000	Reserved	R
	3	1'b1	AUX_TX_SR Slew Rate Control for AUX Output	RW
20h	2:0	3'b010	AUX_SWING; Swing Control for AUX Output 000 - 270 mV 001 - 355 mV 010 - 450 mV 011 - 535 mV 100 - 625 mV 101 - 710 mV 111 - 800 mV 111 - Not allowed	RW



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

DP159 is designed to accept AC coupled HDMI input signals. The device provides signal conditioning and level shifting functions to drive a compliant HDMI source connector. DP159 can be used as an DP1.2 retimer, follow application note SLLA358 for required additional configuration. In many major PC or gaming platforms APU/GPU can provide AC coupled HDMI 2.0 signals, DP159 is suitable for such platforms.

## **10.1** Application Information

The DP159 was defined to work in mainly in source applications such as gaming systems, Blu-Ray DVD player, desktop, notebook or VR. The following sections provide design consideration for various types of applications.

#### 10.1.1 Use Case of SNx5DP159

SNx5DP159 can be used on the motherboard and dongle applications. The following use case diagrams show the connection of AUX and DDC between source side and sink side. The control pin pull up and pull down resistors are shown from reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect. The 6.5-K $\Omega$  Vsadj resistor value shown is explained further in the compliance section, for the RSB package.

The DP159 was defined to work in mainly in source applications such as gaming systems, Blu-Ray DVD player, Desktop, Notebook or VR. The following sections provide design consideration for various types of applications.


Figure 30 shows the original connection of SNx5DP159 on motherboard through the DDC channel. The DDC DR default is 100-kHz and is capable to adjust to 400-kHz.

0

Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated






Copyright © 2016, Texas Instruments Incorporated

Figure 30. Implementation for Motherboard 1



Figure 31 shows the connection for both DDC and AUX GPU connections with the SNx5DP159RGZ. Only one can be implemented at a time. Only RGZ package supports the I<sup>2</sup>C-over-AUX implementation. The control pin pull up and pull down resistors are shown for reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect.




Copyright © 2016, Texas Instruments Incorporated

Note 1: For applications where the GPU or Sink does not support clock stretching the DDC lines from the GPU/DP TX should bypass the SCL\_SRC and SDA\_SRC but still connect to the SCL\_SNK and SDA\_SNK pins on the DP159. The SCL\_SRC and SDA\_SRC pins must be pulled to ground. Note that if the GPU/DP TX cannot support the 5V DDC lines from the connector, a level shifter is needed to step down the 5V signals to the voltage level the GPU/DP TX can support.

Figure 31. Implementation for Motherboard 2



Figure 32 shows the SNx5DP159 in the dongle application. It uses the unified structure on DisplayPort connector. SNx5DP159 has to identify if the signal comes from DDC or from AUX in I<sup>2</sup>C-over-AUX format. Due to the AUX channel needed, use only the RGZ package for this application.



Copyright © 2016, Texas Instruments Incorporated

Figure 32. SNx5DP159 in Dongle Application

#### 10.1.2 DDC Pullup Resistors

#### **NOTE**

This section is for information only and subject to change depending upon system implementation.



The pullup resistor value is determined by two requirements:

1. The maximum sink current of the I<sup>2</sup>C buffer:

The maximum sink current is 3-mA or slightly higher for an I<sup>2</sup>C driver supporting standard-mode I<sup>2</sup>C[4] operation.

$$R_{up(min)} = \frac{VCC}{Isink} \tag{1}$$

2. The maximum transition time on the bus:

The maximum transition time, T, of an  $I^2C$  bus is set by an RC time constant, where R is the pullup resistor value, and C is the total load capacitance. The parameter, k, can be calculated from Equation 3 by solving for t, the times at which certain voltage thresholds are reached. Different input threshold combinations introduce different values of t. Table 11 summarizes the possible values of k under different threshold combinations.

$$T = k \times RC \tag{2}$$

$$V(t) = VCC \times \left(1 - e^{\frac{-t}{RC}}\right)$$
(3)

Table 11. Value k Upon Different Input Threshold Voltages

$V_{th-}V_{th+}$	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>
0.1 VCC	1.0986	0.9445	0.8109	0.6931	0.5878	0.4925	0.4055	0.3254	0.2513
0.15 VCC	1.0415	0.8873	0.7538	0.6360	0.5306	0.4353	0.3483	0.2683	0.1942
0.2 VCC	0.9808	0.8267	0.6931	0.5754	0.4700	0.3747	0.2877	0.2076	0.1335
0.25 VCC	0.9163	0.7621	0.6286	0.5108	0.4055	0.3102	0.2231	0.1431	0.0690
0.3 VCC	0.8473	0.6931	0.5596	0.4418	0.3365	0.2412	0.1542	0.0741	

From Equation 1,  $R_{up(min)} = 5.5\text{-V}$  / 3-mA = 1.83-k $\Omega$  to operate the bus under a 5-V pullup voltage and provide less than 3-mA when the  $I^2C$  device is driving the bus to a low state. If a higher sink current, for example 4 mA, is allowed,  $R_{up(min)}$  can be as low as 1.375-k $\Omega$ .

If DDC is working at a standard mode of 100-Kbps, the maximum transition time, T, is fixed, 1  $\mu$ s, and using the k values from Table 11, the recommended maximum total resistance of the pullup resistors on an I<sup>2</sup>C bus can be calculated for different system setups. If DDC is working in a fast mode of 400-kbps, the transition time should be set at 300 ns, according to I<sup>2</sup>C[4] specification.

To support the maximum load capacitance specified in the HDMI specification,  $C_{cable(max)} = 700$ -pF,  $C_{source} = 50$ -pF,  $C_i = 50$ -pF, and  $R_{(max)}$  can be calculated as shown in Table 12.


Table 12. Pullup Resistor Upon Different Threshold Voltages and 800-pF Loads

$V_{th-}V_{th+}$	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>	UNIT
0.1 VCC	1.14	1.32	1.54	1.8	2.13	2.54	3.08	3.84	4.97	kΩ
0.15 VCC	1.2	1.41	1.66	1.97	2.36	2.87	3.59	4.66	6.44	kΩ
0.2 VCC	1.27	1.51	1.8	2.17	2.66	3.34	4.35	6.02	9.36	kΩ
0.25 VCC	1.36	1.64	1.99	2.45	3.08	4.03	5.6	8.74	18.12	kΩ
0.3 VCC	1.48	1.8	2.23	2.83	3.72	5.18	8.11	16.87	_	kΩ

To accommodate the 3-mA drive current specification, a narrower threshold voltage range is required to support a maximum 800-pF load capacitance for a standard-mode I<sup>2</sup>C bus.



## 10.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 33. Implementation for Motherboard 1 Schematic

### 10.2.1 Design Requirements

The SNx5DP159 can be designed into many types of applications. All applications have certain requirements for the system to work properly. Two voltage rails are required to support the lowest possible power consumption. The OE pin must have a 0.1- $\mu$ F capacitor to ground. This pin can be driven by a processor but the pin needs to change states after voltage rails have stabilized. Configure the device by using I²C. Pin strapping is provided as I²C is not available in all cases. Because sources may have different naming conventions, confirm the link between the source and the SNx5DP159 is correctly mapped. A swap function is provided for the input pins in case signaling is reversed between the source and the device. For the control pins the values provided below are when they are being controlled by a micro-controller. If this is not the case then using the 65-k $\Omega$  for a pull up for high, pulled down for low, and left floating for mid level.



**Table 13. Design Parameters** 

DESIGN PARAMETER	VALUE
V <sub>CC</sub>	3.3 V
$V_{DD}$	1.1 V
Main link input voltage	V <sub>ID</sub> = 75 mVpp to 1.2 Vpp
Control pin Low	65-kΩ pulled to GND
Control pin Mid	No Connect
Control pin High	65-kΩ pulled to 3.3-V
Vsadj resistor	7.06-kΩ
Main link AC decoupling capacitor	75 to 200 nF, recommend 100 nF

## 10.2.2 Detailed Design Procedure

The SNx5DP159 is a signal conditioner that provides AC coupling to DC coupling level shifting, to support Dual Mode DisplayPort-capable GPUs or GPUs with AC-coupled drive capability to support HDMI or DVI connectors and compliance. Signal conditioning is accomplished using receive equalization, retiming, and output driver configurability. The transmitter drives 2 to 3 inches of board trace and connector.

Designing in the SNx5DP159 requires the following:

- Determine the loss profile between the GPU and the HDMI/DVI connector.
- Based upon the loss profile and signal swing, determine the optimal location for the SNx5DP159, to pass electrical compliance.
- Use the typical application drawings in *Use Case of SNx5DP159* for information on using the AC coupling capacitors and control pin resistors.
- The DP159 has a receiver adaptive equalizer by default but can also be configured for fixed value equalization using the EQ\_SEL control pin.
- Set the VOD, pre-emphasis, termination, and edge rate levels to support compliance by using the appropriate Vsadj resistor value and by setting the PRE\_SEL, SLEW\_CTL, and TX\_TERM\_CTL control pins.
- Adding pre-emphasis will improve performance on bandwidth limited channels and make steeper transitions.
   V<sub>OD</sub> can be increased to compensate for DC losses and have a sheerer slope. SLEW\_CTL handle transition inclination. Making the transition sharper will improve skew performance.
- The thermal pad must be connected to ground.
- See the schematics in *Application Information* on recommended decouple capacitors from VCC pins to ground.

#### 10.2.3 Application Curve




Figure 34. 5.94 Gbps Compliance Eye Mask



#### 10.3 System Example

#### 10.3.1 Compliance Testing

Compliance testing is very system design specific. Properly designing the system and configuring the SNx5DP159 can help pass transmitter compliance for the system. The following information is the starting point to help prepare for compliance test. As each system is different there are many features in the DP159 to help tune the circuit. These include  $V_{OD}$  adjust by changing the Vsadj resistor value or using  $I^2C$ . Other knobs to turn are pre/de-emphasis and slew rate control. Passing both HDMI2.0 and HDMI1.4b compliance is easier to accomplish when using  $I^2C$  as this provides more fine tuning capability.

```
For the SNx5DP159RGZ:
```

```
Pin Strapping  \begin{array}{l} \text{HDMI2.0 \& HDMI1.4b} \\ \text{Vsadj Resistor} = 7.06\text{-}k\Omega \\ \text{PRE\_SEL} = \text{NC for 0-dB} \\ \text{TX\_TERM\_CTL} = \text{NC for Auto Select} \\ \text{SLEW\_CTL} = \text{NC} \\ \end{array} \\ \begin{array}{l} \text{I}^2\text{C Control} \\ \text{HDMI2.0 \& HDMI1.4b} \\ \text{Vsadj Resistor} = 7.06 \text{ k}\Omega \\ \text{PRE\_SEL} = \text{Reg0Ch[1:0]} = 00 \text{ (labeled HDMI\_TWPST)} \\ \text{TX\_TERM\_CTL} = \\ \bullet \quad \text{Reg0Bh[4:3]} = 00 \rightarrow \text{No term; HDMI1.4b} < 2\text{Gbps (This may be best value for all HDMI1.4b)} \\ \bullet \quad \text{Reg0Bh[4:3]} = 01 \rightarrow 150 \text{ to } 300 \ \Omega; \text{HDMI1.4b} > 2\text{Gbps} \\ \bullet \quad \text{Reg0Bh[4:3]} = 11 \rightarrow 75 \text{ to } 150 \ \Omega; \text{HDMI2.0} \\ \text{SLEW\_CTL} = \text{Reg0Bh[7:6]} = 10 \\ \end{array}
```

### For the SNx5DP159RSB:

```
Pin Strapping
   HDMI2.0 and HDMI1.4b
   Vsadj Resistor = 6.5 \text{ k}\Omega
   PRE SEL = L for -2 dB
   TX_TERM_CTL = NC for Auto Select
   SLEW CTL = NC
I<sup>2</sup>C
        HDMI2.0
       Vsadj Resistor = 6.5 \text{ k}\Omega
        PRE SEL = Reg0Ch[1:0] = 01 (labeled HDMI_TWPST)
        TX TERM CTL = Reg0Bh[4:3] = 11
        SLEW_CTL = Reg0Bh[7:6] = 10
HDMI1.4b
   Vsadj Resistor = 6.5 \text{ k}\Omega
   VSWING DATA & VSWING CLK to -7% = Reg0Ch[7:2] = 111111
   PRE_SEL = Reg0Ch[1:0] = 00: (Labeled HDMI_TWPST)
   TX_TERM_CTL: Reg0Bh[4:3]

    <2 Gbps = 00 for no termination (This may be best value for all HDMI1.4b)</li>

   • >2 Gbps and < 3.4 Gbps = 01 for 150 to 300 \Omega
   SLEW CTL = Reg0Bh[7:6] = 10
```

# 11 Power Supply Recommendations

### 11.1 Power Management

To minimize the power consumption of customer application, SNx5DP159 uses dual power supply.  $V_{CC}$  is 3.3-V with 10% range to support the I/O voltage. The  $V_{DD}$  is 1.00-V to 1.27-V range to supply the internal digital control circuit. SNx5DP159 operates in two different working states. See Table 14 for conditions for each mode. When OE is deasserted and then reasserted the device will rest to its default configurations. If different configurations were programmed using I<sup>2</sup>C then the device will have to be reprogrammed.

- Power-down mode:
  - OE = Low puts the device into its lowest power state by shutting down all function blocks
    - When OE is re-asserted the transitions from L → H will create a reset and if the device is programmed through I<sup>2</sup>C it will have to be reprogrammed.
    - OE = High, HPD\_SNK = Low
    - Writing a 1 to register 09h[3]
- Normal operation: Working in redriver or retimer
- When HPD asserts, the device CDR and output will enable based on the signal detector circuit result
- HPD\_SRC = HPD\_SNK in all conditions. The HPD channel operational when V<sub>CC</sub> over 3-V.

#### **NOTE**

When the SNx5DP159 is put into a power down state using the OE pin the I<sup>2</sup>C registers are cleared. The TMDS\_CLOCK\_RATIO\_STATUS bit will be cleared in all power down states. If cleared and HDMI2.0 resolutions are to be supported, the SNx5DP159 expects the source to write a 1 to this bit location. If this does not happen the PLL will not be set properly and no video may be evident.

Table 14.	Control	Logic and	Mode of	Operation
-----------	---------	-----------	---------	-----------

INPUTS <sup>(1</sup>	)				STATUS				
HPD_SNK	OE	Mode of Operation	HPD_SRC	IN_Dx	SDA_CTL SCL_CTL	OUT_Dx OUT_CLK	DDC	AUX_SRC± (48 PIN ONLY)	MODE
Н	L	Х	Н	High-Z	Disabled	High-Z	Disabled	Disable	Power-down mode
L	Н	x	L	High-Z	Active	High-Z	Disabled	Disable	Power-down mode
Н	н	X	Н	High-Z	Active	High-Z	Disabled	Disable	Power-down mode when a one is written to 09h[3]
Н	Н	Redriver	Н	RX active	Active	TX active	Active	Active	Normal operation
Н	Н	Retimer	Н	RX active	Active	TX active	Active	Active	Normal operation

<sup>(1)</sup> L = LOW, H = HIGH

TMDS output termination control impacts the operating power.

Table 15. Control Logic and Mode of Operation

INPUTS <sup>(1)</sup>				STATUS				
HPD_SNK	OE	Mode of Operation	HPD_SRC	IN_Dx	SDA_CTL SCL_CTL	OUT_Dx OUT_CLK	DDC	MODE
Н	L	X	Н	High-Z	Disabled	High-Z	Disabled	Power-down mode
L	Н	X	L	High-Z	Active	High-Z	Disabled	Power-down mode
Н	Н	х	н	High-Z	Active	High-Z	Disabled	Power-down mode when a one is written to 09h[3]
Н	Н	Redriver	Н	RX active	Active	TX active	Active	Normal operation
Н	Н	Retimer	Н	RX active	Active	TX active	Active	Normal operation

(1) L = LOW, H = HIGH



TMDS output termination control impacts the operating power.

# 12 Layout

## 12.1 Layout Guidelines

TI recommends to use at a minimum a four layer stack up to accomplish a low-EMI PCB design. TI recommends six layers because the SNx5DP159 is a two voltage rail device.

- Routing the high-speed input DisplayPort traces and TMDS output traces on the top layer avoids the use of
  vias (and their discontinuities) and allows for clean interconnects from the HDMI connectors to the repeater
  inputs and from the repeater output to the subsequent receiver circuit. It is important to match the electrical
  length of these high speed traces to minimize both inter-pair and intra-pair skew.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to
  the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also
  the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.
- The control pin pullup and pulldown resistors are shown in application section for reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect.




Figure 35. Recommended 4- or 6-Layer Stack for a Receiver PCB Design



## 12.2 Layout Examples




Figure 36. Layout Example for the DP159RSB



# **Layout Examples (continued)**




Figure 37. Layout Example for the DP159RGZ

### 12.3 Thermal Considerations

On a high-K board: TI recommends to solder the PowerPAD™ onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the SNx5DP159 device can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board: For the device to operate across the temperature range on a low-K board, a 1-oz Cu trace connecting the GND pins to the thermal land must be used. A simulation shows  $R_{\theta JA}$  = 100.84°C/W allowing 545-mW power dissipation at 70°C ambient temperature.

A general PCB design guide for PowerPAD packages is provided in *PowerPAD Thermally Enhanced Package*, SLMA002.

To Sink/Connector



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 16. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN65DP159	Click here	Click here	Click here	Click here	Click here	
SN75DP159	Click here	Click here	Click here	Click here	Click here	

### 13.2 Documentation Support

#### 13.2.1 Related Documentation

The documents identified in this section are referenced within this data sheet. Most references within the data sheet use the text identified within the brackets [Document Tag], instead of the complete document title to simplify the text.

- (1) [Dual Mode] VESA DisplayPort Dual-Mode Standard Version 1.1, February 8, 2013
- (2) [HDMI1.4b] High-Definition Multimedia Interface Specification Version 1.4b, October, 2011
- (3) [HDMI2.0] High-Definition Multimedia Interface Specification Version 2.0a, March, 2015
- (4) [I<sup>2</sup>C] The I<sup>2</sup>C-Bus specification version 2.1, January, 2000
- (5) [HDMI1.4b CTS] High-definition Multimedia Interface CTS for Version 1.4b October, 2011
- (6) [HDMI2.0 CTS] High-definition Multimedia Interface CTS for Version 2.0k June, 2015

## 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. Blu-ray is a trademark of Blu-ray Disc Accociation.

## 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65DP159RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-3-260C-168 HR	-40 to 85	(4/5) DP159	Samples
SN65DP159RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DP159	Samples
SN65DP159RSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DP159	Samples
SN65DP159RSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DP159	Samples
SN75DP159RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	75DP159	Samples
SN75DP159RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	75DP159	Samples
SN75DP159RSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	75DP159	Samples
SN75DP159RSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 85	75DP159	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

24-Apr-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Apr-2017


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65DP159RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
SN65DP159RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
SN65DP159RSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
SN65DP159RSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
SN75DP159RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
SN75DP159RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
SN75DP159RSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
SN75DP159RSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

www.ti.com 24-Apr-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65DP159RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
SN65DP159RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
SN65DP159RSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
SN65DP159RSBT	WQFN	RSB	40	250	210.0	185.0	35.0
SN75DP159RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
SN75DP159RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
SN75DP159RSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
SN75DP159RSBT	WQFN	RSB	40	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207183-3/R 05/15

NOTE: All linear dimensions are in millimeters



# RSB (S-PWQFN-N40)


# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206354-3/Z 03/15

NOTE: All linear dimensions are in millimeters



# RGZ (S-PVQFN-N48)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.