



LMV7231

SNOSB45F - FEBRUARY 2010 - REVISED JANUARY 2016

Support &

Community

2.2

LMV7231 Hex Window Comparator With 1.5% Precision and 400-mV Reference

Technical

Documents

Sample &

Buy

Features 1

- (For $V_S = 3.3 \text{ V} \pm 10\%$, Typical Unless Otherwise Noted)
- Undervoltage and Overvoltage Detection
- High Accuracy Voltage Reference: 400 mV
- Threshold Accuracy: ±1.5% (Maximum)
- Wide Supply Voltage Range 2.2 V to 5.5 V
- Input and Output Voltage Range Above V+
- Internal Hysteresis: 6 mV
- Propagation Delay: 2.6 µs to 5.6 µs
- Supply Current 7.7 µA Per Channel
- 24-Lead WQFN Package
- Temperature Range: -40°C to +125°C

2 Applications

- Power Supply Voltage Monitoring
- Battery Monitoring
- Handheld Instruments
- Relay Driving
- Industrial Control Systems

3 Description

Tools &

Software

The LMV7231 device is a 1.5% accurate Hex Window Comparator which can be used to monitor power supply voltages or any other analog output, such as an analog temperature sensor or currentsense amplifier. The device uses an internal 400-mV reference for the comparator trip value. The comparator set points can be set through external resistor dividers. The LMV7231 has 6 outputs (CO1 to CO6) that signal an undervoltage or overvoltage event for each power supply input. An output (AO) is also provided to signal when any of the power supply inputs have an overvoltage or undervoltage event. This ability to signal an undervoltage or overvoltage event for the individual power supply inputs, in addition to an output to signal such an event on any of the power supply inputs, adds unparalleled system protection capability.

The 2.2-V to 5.5-V power supply voltage range, low supply current, and input or output voltage range above V+ make the LMV7231 ideal for a wide range of power supply monitoring applications. Operation is ensured over the -40°C to +125°C temperature range. The device is available in a 24-pin WQFN package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMV7231	WQFN (24)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

ο V+ Monitored Voltage #1 COPOL ≷ Channel 1 ٤ +IN1 ≷ Monitored Voltage #6 -IN1 ₹ REF OV1 UV1 COPOL Controller (FPGA) +IN6 Channel 6 -IN6 OV6 UV6 REF AOSEI 0V1 0V2 0V3 0V4 0V5 0V6 AO 400m\ UV1 UV2 UV3 UV4 LMV7231 * Open Drain UV5 UV6

Simplified Typical Application

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

Table of Contents

1	Fea	tures 1				
2	Applications 1					
3	Description 1					
4	Rev	ision History 2				
5	Pin	Configuration and Functions 3				
6	Spe	cifications 4				
	6.1	Absolute Maximum Ratings 4				
	6.2	ESD Ratings 4				
	6.3	Recommended Operating Conditions 4				
	6.4	Thermal Information 5				
	6.5	3.3-V Electrical Characteristics 5				
	6.6	Typical Characteristics 6				
7	Deta	ailed Description 12				
	7.1	Overview 12				
	7.2	Functional Block Diagram 12				
	7.3	Feature Description 13				

	7.4	Device Functional Modes	13
8	App	lication and Implementation	17
	8.1	Application Information	17
	8.2	Typical Application	17
9	Pow	er Supply Recommendations	19
10	Laye	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	19
11	Dev	ice and Documentation Support	20
	11.1	Device Support	20
	11.2	Documentation Support	20
	11.3	Community Resources	20
	11.4	Trademarks	20
	11.5	Electrostatic Discharge Caution	<mark>20</mark>
	11.6	Glossary	<mark>20</mark>
12	Mec	hanical, Packaging, and Orderable	
	Infor	mation	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (March 2013) to Revision F

•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings and Thermal Information tables, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Changes from Revision D (March 2013) to Revision E

Texas Instruments


www.ti.com

Page

Page



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION		
NO.	NAME	TTPE	DESCRIPTION		
1	-IN1	Analog Input	Negative input for window comparator 1		
2	+IN1	Analog Input	Positive input for window comparator 1		
3	-IN2	Analog Input	Negative input for window comparator 2		
4	+IN2	Analog Input	Positive input for window comparator 2		
5	–IN3	Analog Input	Negative input for window comparator 3		
6	+IN3	Analog Input	Positive input for window comparator 3		
7	-IN4	Analog Input	Negative input for window comparator 4		
8	+IN4	Analog Input	Positive input for window comparator 4		
9	–IN5	Analog Input	Negative input for window comparator 5		
10	+IN5	Analog Input	Positive input for window comparator 5		
11	-IN6	Analog Input	Negative input for window comparator 6		
12	+IN6	Analog Input	Positive input for window comparator 6		
13	RESERVED	Digital Input	Connect to GND		
14	GND	Power	Ground reference pin for the power supply voltage		
15	COPOL	Digital Input	The state of this pin determines whether the CO1-CO6 pins are active "HIGH" or "LOW". When tied LOW the CO1-CO6 outputs go LOW to indicate an out-of-window comparison.		
16	AOSEL	Digital Input	The state of this pin determines whether the AO pin is active on an overvoltage or undervoltage event. When tied LOW the AO output is active upon an overvoltage event.		
17	AO	Open-Drain NMOS Digital Output	This output is the ANDED combination of either the overvoltage comparator outputs or the undervoltage comparator outputs and is controlled by the state of the AOSEL. AO pin is active-low.		
18	CO6	Open-Drain NMOS Digital Output	Window comparator 6 NMOS open-drain output		
19	CO5	Open-Drain NMOS Digital Output	Window comparator 5 NMOS open-drain output		
20	CO4	Open-Drain NMOS Digital Output	Window comparator 4 NMOS open-drain output		
21	CO3	Open-Drain NMOS Digital Output	Window comparator 3 NMOS open-drain output		
22	CO2	Open-Drain NMOS Digital Output	Window comparator 2 NMOS open-drain output		
23	CO1	Open-Drain NMOS Digital Output	Window comparator 1 NMOS open-drain output		
24	V+	Power	Power supply pin		
DAP	DAP	Thermal Pad	Die Attach Paddle (DAP). Connect to GND.		

6 Specifications

6.1 Absolute Maximum Ratings

See (1)(2)(3).

	MIN	MAX	UNIT
Supply voltage		6	V
Voltage at input / output pin	GND - 0.3	6	V
Output current		10	mA
Total package current		50	mA
Junction temperature ⁽⁴⁾		150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

specifications.

(3) For soldering specifications, see Absolute Maximum Ratings for Soldering (SNOA549).

(4) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

6.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾	±2000	V		
	V _(ESD)	Electrostatic discharge	Machine model	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage	2.2	5.5	V
Junction temperature ⁽¹⁾	-40	125	°C

(1) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

⁽²⁾ If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and

6.4 Thermal Information

		LMV7231	
	THERMAL METRIC ⁽¹⁾	RTW (WQFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 3.3-V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_A = 25^{\circ}C$, V+ = 3.3 V ±10%, GND = 0 V, and $R_L > 1 M\Omega$.

	PARAMETER	Т	EST CONDITION	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
M	Thread ald, input vising	D 10 k0		394	400	406	
V _{THR}	Threshold: input rising	$R_L = 10 \ k\Omega$	$T_A = -10^{\circ}C$ to $+70^{\circ}C$	391.4		408.6	mV
V	Thread ald input falling	D 10 k0		386	394	401	mV
V_{THF}	Threshold: input falling	$R_L = 10 \ k\Omega$	$T_A = -10^{\circ}C$ to $+70^{\circ}C$	383.8		403.2	mv
V _{HYST}	Hysteresis (V _{THR} - V _{THF})	$R_L = 10 \ k\Omega$		3.9	6.0	8.8	mV
	Input bias current	V _{IN} = V+, GND, and		-5	0.05	5	nA
I _{BIAS}	input bias current	5.5 V	$T_A = -10^{\circ}C$ to $+70^{\circ}C$	–15		15	IIA
V _{OL}	Output low voltage	I _L = 5 mA			160	200	mV
VOL	Oulput low voltage	$I_{L} = 5 \text{ mA}$	$T_A = -10^{\circ}C$ to $+70^{\circ}C$			250	IIIV
	Output leakage current	V _{OUT} = V+, 5.5 V and				0.4	
I _{OFF}	Oulput leakage current	40 mV of overdrive	$T_A = -10^{\circ}C$ to $+70^{\circ}C$			1	μA
t _{PDHL1}	High-to-low propagation delay (+IN falling)	10 mV of overdrive			2.6	6	μs
t _{PDHL2}	High-to-low propagation delay (-IN rising)	10 mV of overdrive			5.4	10	μs
t _{PDLH1}	Low-to-high propagation delay (+IN rising)	10 mV of overdrive			5.6	10	μs
t _{PDLH2}	Low-to-high propagation delay (-IN falling)	10 mV of overdrive			2.8	6	μs
t _r	Output rise time	C_L = 10 pF, R_L = 10 k Ω			0.5		μs
		$C_{L} = 100 \text{ pF}, R_{L} = 10$				0.25	
t _f	Output fall time	kΩ	$T_A = -10^{\circ}C$ to $+70^{\circ}C$			0.3	μs
	Digital input logic 1 leakage					0.2	
I _{IN(1)}	current	$T_A = -10^{\circ}C$ to $+70^{\circ}C$				1	μA
	Digital input logic 0 leakage					0.2	
I _{IN(0)}	current	$T_A = -10^{\circ}C$ to $+70^{\circ}C$				1	μA
VIH	Digital input logic 1 voltage	$T_A = -10^{\circ}C$ to $+70^{\circ}C$		0.7 × V+			V
V _{IL}	Digital input logic 0 voltage	$T_A = -10^{\circ}C$ to $+70^{\circ}C$				0.3 × V+	V
		No loading (outputs			46	60	
I _S	Power supply current	high)	$T_A = -10^{\circ}C$ to $+70^{\circ}C$			84	μA 84
V D00	V _{TH} power supply	V+ ramp rate = 1.1 ms V+ step = 2.5 V to 4.5				400	μV
V _{TH} PSS	sensitivity ⁽³⁾	V+ ramp rate = 1.1 ms V+ step = 4.5 V to 2.5		-400			μV

 Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using the Statistical Quality Control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) V_{TH} power supply sensitivity is defined as the temporary shift in the internal voltage reference due to a step on the V+ pin.

LMV7231


SNOSB45F-FEBRUARY 2010-REVISED JANUARY 2016

TEXAS INSTRUMENTS

www.ti.com

6.6 Typical Characteristics


V⁺ = 3.3 V and T_A =25°C unless otherwise noted.






Typical Characteristics (continued)





Typical Characteristics (continued)

 V^{*} = 3.3 V and T_{A} =25°C unless otherwise noted.




8



Typical Characteristics (continued)

 V^{*} = 3.3 V and T_{A} =25°C unless otherwise noted.



85°C

3

1e2

1e3

www.ti.com

Typical Characteristics (continued)






Figure 30. Output Leakage Current vs Output Voltage

Figure 29. Propagation Delay

5

6




LMV7231 SNOSB45F – FEBRUARY 2010 – REVISED JANUARY 2016

www.ti.com

Typical Characteristics (continued)

 $V^{\scriptscriptstyle +}$ = 3.3 V and T_A =25°C unless otherwise noted.



TEXAS INSTRUMENTS

7 Detailed Description

7.1 Overview


The LMV7231 is Hex Window Comparator which can be used to monitor power supply voltages and other critical system voltage levels.

The LMV7231 contains 6 identical window comparators where the upper and lower trip points are set through external resistor dividers. Each input of the comparator is compared to a internal 1.5% accurate 400-mV reference voltage (V_{REF}).

The 6 window comparator outputs (CO1-CO6) signal an undervoltage or overvoltage event for each power supply input. The COPOL pin sets the *inside* or *outside* of the window indication.

A combined OR'ed output (AO) is also provided to signal when any of the power supply inputs have an overvoltage or undervoltage event. AOSEL sets the logic polarity to create a power-good or error signal.

7.2 Functional Block Diagram





7.3 Feature Description

The LMV7231 Hex Window Comparator with 1.5% precision can accurately monitor up to 6 power rails or batteries at one time. The input and output voltages of the device can exceed the supply voltage, V+, of the comparator, and can be up to the maximum ratings listed in the *Absolute Maximum Ratings* without causing damage or performance degradation. The typical microcontroller input pin with crowbar diode ESD protection circuitry does not allow the input to go above V+, and thus its usefulness is limited in power supply supervision applications.

7.3.1 Input and Output Voltage Range Above V+

The supply independent inputs of the window comparator blocks allow the LMV7231 to be tolerant of system faults. For example, if the power is suddenly removed from the LMV7231 due to a system malfunction while a voltage still exists on the input, it is not an issue as long as the monitored input voltage does not exceed the absolute maximum ratings. Another example where this feature comes in handy is a battery-sense application such as the one in Figure 32. The boards may be sitting on the shelf unbiased with V+ grounded, and yet have a fully charged battery onboard. If the comparator measuring the battery had crowbar diodes, the diode from –IN to V+ would turn on, sourcing current from the battery, eventually draining the battery. However, when using the LMV7231 no current, except the low input bias current of the device, flows into the chip, and the battery charge is preserved.




Figure 32. Battery-Sense Application

The output pin voltages of the device can also exceed the supply voltage, V+, of the comparator. This provides extra flexibility and enables designs which pull up the outputs to higher voltage levels to meet system requirements. For example, it is possible to run the LMV7231 at its minimum operating voltage, V+ = 2.2 V, but to bias a blue LED, pull up the output listed in the *Absolute Maximum Ratings*, with a forward voltage of $V_F = 4 V$.

In a power supply supervision application, the hardwired LMV7231 is a sound solution compared to the microcontroller with software alternative for several reasons. First, start-up is faster. During start-up, code loading time, oscillator ramp time, and reset time do not need to be accounted for. Second, operation is quick. The LMV7231 has a maximum propagation delay and is not affected by sampling and conversion delays related to reading data, calculating data, and setting flags. Third, the device has less overhead. The LMV7231 does not require an expensive power-consuming microcontroller nor is it dependent on controller code which could get damaged or crash.

7.4 Device Functional Modes

7.4.1 +IN1 through +IN6 Input Pins

These inputs set the upper threshold voltage of the channel window comparator. The input voltage is compared to the internal 400-mV reference. These inputs are capable of input voltages up to the *Absolute Maximum Ratings* (6 V), independent of the V+ supply voltage.

7.4.2 –IN1 through –IN6 Input Pins

These inputs set the lower threshold voltage of the channel window comparator. The input voltage is compared to the internal 400-mV reference. These inputs are capable of input voltages up to the *Absolute Maximum Ratings* (6 V), independent of the V+ supply voltage.



Device Functional Modes (continued)

7.4.3 CO1 through C06 Output Pins

These are the open-drain outputs of the individual comparators. A pullup resistor is required or several outputs may be logic OR'ed together with a common pullup resistor. The polarity is determined by the COPOL input pin setting.

7.4.4 COPOL Input Pin

The state of this comparator output polarity select input pin determines whether the CO1-CO6 pins are activehigh or active-low. When tied LOW, the CO1-CO6 outputs go LOW to indicate an out-of-window comparison. When tied HIGH, the outputs go LOW to indicate a within-window comparison.

7.4.5 AO Output Pin

This output is the AND'ed combination of either the overvoltage comparator outputs or the undervoltage comparator outputs and is controlled by the state of the AOSEL. The AO pin is active-low.

7.4.6 AOSEL Input Pin

The state of this AND output level select pin determines whether the AO pin is active on an overvoltage or undervoltage event. When tied LOW the AO output is active upon an overvoltage event.

7.4.7 Three-Resistor Voltage Divider Selection

The LMV7231 trip points can be set by external resistor dividers as shown in Figure 33.




Figure 33. External Resistor Dividers


Each trip point, overvoltage (V_{OV}) and undervoltage (V_{UV}), can be optimized for a falling supply (V_{THF}), or a rising supply (V_{THR}).



Device Functional Modes (continued)

Therefore, there are $2^2 = 4$ different optimization cases:

- 1. Exiting the voltage detection window (Figure 34)
- 2. Rising into and out of the window (Figure 35)
- 3. Entering the window (Figure 36)
- 4. Falling into and out of the window (Figure 37)



R3 set

 $R2 = R3((V_{THF}/V_{THR})V_{OV}/V_{UV} \pm 1)$

 $R1 = R3((1/V_{THR})V_{OV} - (V_{THF}/V_{THR})V_{OV}/V_{UV})$


Ex. V_{OV} = 3.465 V, V_{UV} = 3.135 V, that is, V_{RANGE} = 3.3 V \pm 5%

R3 set to 10 kΩ

 $\mathsf{R2} = 10\mathsf{k}((0.394/0.4)3.465/3.135 \pm 1) \approx 887 \ \Omega$

R1 = 10k((1/0.4)3.465 - (0.394/0.4)3.465/3.135) ≈ 75 kΩ

Figure 34. Exiting the Voltage Detection Window



 $R1 = R3((1/V_{THF})V_{OV} - (V_{THR}/V_{THF})V_{OV}/V_{UV})$


Ex. V_{OV} = 3.465 V, V_{UV} = 3.135 V, that is, V_{RANGE} = 3.3 V \pm 5%

```
R3 set to 10 kΩ
```

R2 = $10k((0.4/0.394)3.465/3.135 \pm 1) \approx 1.21 \text{ k}\Omega$

R1 = $10k((1/0.394)3.465 - (0.4/0.394)3.465/3.135) \approx 76.8 k\Omega$





R3 set

 $R2 = R3(V_{OV}/V_{UV} \pm 1)$

 $R1 = R3((1/V_{THR})V_{OV} - V_{OV}/V_{UV})$


Ex. V_{OV} = 3.465 V, V_{UV} = 3.135 V, that is, V_{RANGE} = 3.3 V \pm 5%

R3 set to 10 kΩ

R2 = $10k((3.465/3.135) \pm 1) \approx 1.05 k\Omega$

R1 = $10k((1/0.4)3.465 \pm 3.465/3.135) \approx 75 k\Omega$

Figure 35. Rising into and out of the Voltage **Detection Window**



R3 set

 $R2 = R3(V_{OV}/V_{UV} \pm 1)$

 $R1 = R3((1/V_{THF})V_{OV} - V_{OV}/V_{UV})$

Ex. V_{OV} = 3.465 V, V_{UV} = 3.135 V, that is, V_{RANGE} = 3.3 V \pm 5%

R3 set to 10 kΩ

R2 = $10k((3.465/3.135) \pm 1) \approx 1.05 k\Omega$

R1 = $10k((1/0.394)3.465 \pm 3.465/3.135) \approx 76.8 \text{ k}\Omega$

Figure 37. Falling into and out of the Voltage **Detection Window**

NOTE

For each case, each trip point can be optimized for either a rising or falling signal, but not both.



Device Functional Modes (continued)

The governing equations make it such that if the same resistor, R3, and overvoltage-to-undervoltage ratio, V_{OV}/V_{UV} , is used across the channels, the same nominal current travels through the resistor ladder. As a result, R2 is also the same across all channels, and only R1 needs to change to set voltage detection window maximizing reuse of resistor values and minimizing design complexity.

Select the R3 resistor value to be below 100 k Ω so the resistor current through the divider ladder is much greater than the LMV7231 bias current (15 nA worst case, 50 pA typical). If the current traveling through the resistor divider is on the same magnitude of the LMV7231 I_{BIAS}, the I_{BIAS} current creates an error in the circuit and causes trip voltage shifts. The greatest error due to I_{BIAS} is caused when that current passes through the greatest equivalent resistance, REQ = R1II(R2+R3), which is detected by the positive input of the window comparator, +IN.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMV7231 is specified for operation from 2.2 V to 5.5 V. Some of the specifications apply from -10°C to +70°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* and the 3.3-V *Electrical Characteristics*.

8.2 Typical Application

Figure 38 shows a typical power supply supervision circuit using the LMV7231 and the efficient, easy to use LM25007 step-down switching regulator.




Figure 38. Power Supply Supervision

8.2.1 Design Requirements

 Table 1 describes the requested design parameters.

PARAMETER	EXAMPLE VALUE
Logic Supply Voltage	3.3 V
Monitored Voltage	5 V
Monitored Voltage Tolerance Window	±5% (4.75 V to 5.25 V)

(1)

(2)

NSTRUMENTS

ÈXAS

8.2.2 Detailed Design Procedure

The regulators output voltage is set to 5 V, according to the LM25007 data sheet, SNVS401.

 $V_{OUT} = 2.5 \times (R2 + R3) / R3$ $V_{OUT} = 2.5 \times (3 k\Omega + 3 k\Omega) / 3 k\Omega = 5 V$

Resistor R6 and capacitors C6, C7 are utilized to minimize output ripple voltage per the AN-1453 LM25007 Evaluation Board, (SNVA152).

The comparator voltage window is set to 5 V ±5%. This requires input voltages of 420 mV and 380 mV, which calculates to R7 = 1.15 k Ω , R8 = 10 Ω , R9 = 95.3 Ω . See the *Three-Resistor Voltage Divider Selection* section for details on how to set the comparator voltage window.

With the components selected, the output ripple voltage on the LM25007 is approximately 30 to 35 mV and is reduced to about 4 mV at the comparator input, +IN1, by the resistor divider. This ripple voltage can be reduced multiple ways. First, user can operate the device in continuous conduction mode rather than discontinuous conduction mode. To do this increase the load current of the device (see SNVS401 for more details). However, the power rating of the resistors in the resistor ladder must not be exceeded. Second, ripple can be reduced further with a bypass capacitor, C9, at the resistor divider. If desired, select a $1-\mu$ F capacitor to achieve less than 3-mV ripple at +IN1. However, there is a trade-off that adding capacitance at this node lowers the system response time.

8.2.3 Application Curve

Figure 39 shows the results of sweeping the regulator output voltage through the undervoltage and overvoltage thresholds. COPOL is set LOW so that the output goes LOW while the regulator voltage is within the $\pm 5\%$ thresholds.




Figure 39. Power Supply Supervisor Thresholds



9 Power Supply Recommendations

Bypass the supply pin, V+, with a 0.1- μ F ceramic capacitor placed close to the V+ pin. If transients with rise or fall times of hundreds of μ s and magnitudes of hundreds of mV are expected on the power supply line, an RC lowpass filter network as shown in Figure 40 is recommended for additional bypassing. If no such bypass network is used power supply transients can cause the internal voltage reference of the comparator to temporarily shift potentially resulting in a brief incorrect comparator output. For example, if an RC network with 100- Ω resistance and 10- μ F capacitance (1.1-ms rise time) is used the voltage reference temporarily shifts the amount, V_{TH} power supply sensitivity (V_{TH}PSS), specified in the 3.3-V Electrical Characteristics table.




Figure 40. Power Supply Bypassing


10 Layout

10.1 Layout Guidelines

Proper grounding and the use of a ground plane helps to ensure the specified performance of the LMV7231. Minimizing trace lengths, reducing unwanted parasitic capacitance, and using surface-mount components also helps. Comparators are very sensitive to input noise.

- 1. Use a printed-circuit-board with a good, unbroken low-inductance ground plane.
- 2. Place a decoupling capacitor (0.1-µF ceramic surface mount capacitor) as close to V+ pin as possible.
- 3. On the inputs and the outputs, keep lead lengths and the divider resistors as short possible to avoid noise pick-up.

The DAP pad is connected to the bottom of the die and is not designed to carry current. The DAP thermal pad must be connected directly to the GND pin to avoid noise and possible voltage gradients. The primary grounding pin is the GND pin.



10.2 Layout Example

Figure 41. Example Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

LMV7231 Evaluation Board, http://www.ti.com/tool/Imv7231eval

11.2 Documentation Support

11.2.1 Related Documentation

- LMV7231 Evaluation Board Manual, SNOU008
- LM25007 42-V, 0.5-A Step-Down Switching Regulator, SNVS401
- AN-1453 LM25007 Evaluation Board, SNVA152

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV7231SQ/NOPB	ACTIVE	WQFN	RTW	24	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L7231SQ	Samples
LMV7231SQE/NOPB	ACTIVE	WQFN	RTW	24	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L7231SQ	Samples
LMV7231SQX/NOPB	ACTIVE	WQFN	RTW	24	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L7231SQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



24-Sep-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LMV7231SQ/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
	LMV7231SQE/NOPB	WQFN	RTW	24	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
ſ	LMV7231SQX/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV7231SQ/NOPB	WQFN	RTW	24	1000	210.0	185.0	35.0
LMV7231SQE/NOPB	WQFN	RTW	24	250	210.0	185.0	35.0
LMV7231SQX/NOPB	WQFN	RTW	24	4500	367.0	367.0	35.0


RTW0024A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RTW0024A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RTW0024A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated