

www.ti.com

SLOS470C – JUNE 2005 – REVISED SEPTEMBER 2010

# 10-MHz LOW-NOISE LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS

Check for Samples: LMV721, LMV722

## **FEATURES**

- Power-Supply Voltage Range: 2.2 V to 5.5 V
- Low Supply Current: 930 μA/Amplifier at 2.2 V
- High Unity-Gain Bandwidth: 10 MHz
- Rail-to-Rail Output Swing
  - 600-Ω Load: 120 mV From Either Rail at 2.2 V
  - 2-kΩ Load: 50 mV From Either Rail at 2.2 V
- Input Common-Mode Voltage Range Includes Ground
- Input Voltage Noise: 9 nV/\(\sqrt{Hz}\) at f = 1 kHz

# **APPLICATIONS**

- Cellular and Cordless Phones
- Active Filter and Buffers
- Laptops and PDAs
- Battery Powered Electronics

# 



LMV722...D, DGK, OR DRG PACKAGE (TOP VIEW)

	•			
10UT [ 1IN- [	2	σ	8 7	] V <sub>CC</sub> + ] 2OUT
1IN+ [			6	2IN- 2IN+
V <sub>CC</sub> _	4		5	] 2IN+

# **DESCRIPTION/ORDERING INFORMATION**

The LMV721 (single) and LMV722 (dual) are low-noise low-voltage low-power operational amplifiers that can be designed into a wide range of applications. The LMV721 and LMV722 have a unity-gain bandwidth of 10 MHz, a slew rate of 5 V/ $\mu$ s, and a quiescent current of 930  $\mu$ A/amplifier at 2.2 V.

The LMV721 and LMV722 are designed to provide optimal performance in low-voltage and low-noise systems. They provide rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground, and the maximum input offset voltage are 3.5 mV (over recommended temperature range) for the devices. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2 V to 5.5 V.

T <sub>A</sub>		PACKAGE	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>	
		SC-70 – DCK	Reel of 3000	LMV721IDCKR	DK	
	Single	30-70 - DCK	Reel of 250	LMV721IDCKT	- RK_	
	SOT-23 – DBV		Reel of 3000 LMV721IDBVR		RBF_	
–40°C to 105°C		SOIC – D	Reel of 2500	LMV722IDR	M\/7001	
	Dual	50IC - D	Tube of 75	LMV722ID	- MV722I	
	Dual	VSSOP – DGK	Reel of 2500	LMV722IDGKR	R6_	
		QFN – DRG	Reel of 2500	LMV722IDRGR	ZYY	

### **ORDERING INFORMATION**<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLOS470C -JUNE 2005-REVISED SEPTEMBER 2010



www.ti.com

## Typical Application



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage <sup>(2)</sup>			6	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>		±Supply vo	ltage	V
		D package <sup>(5)</sup>		97	
		DBV package <sup>(5)</sup>		206	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCK package <sup>(5)</sup>		252	°C/W
		DGK package <sup>(5)</sup>		172	
		DRG package <sup>(6)</sup>		50.7	
TJ	Operating virtual-junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values (except differential voltages and V<sub>CC</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND. (2)(3) Differential voltages are at IN+ with respect to IN-.

(4)

Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

The package thermal impedance is calculated in accordance with JESD 51-7. (5)

(6) The package thermal impedance is calculated in accordance with JESD 51-5.

## **Recommended Operating Conditions**

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	2.2	5.5	V
TJ	Operating virtual-junction temperature	-40	105	°C

## **ESD** Protection

	TYP	UNIT
Human-Body Model	2000	V
Machine Model	100	V



SLOS470C -JUNE 2005-REVISED SEPTEMBER 2010

www.ti.com

### **Electrical Characteristics**

 $V_{CC+}$  = 2.2 V,  $V_{CC-}$  = GND,  $V_{ICR}$  =  $V_{CC+}/2$ ,  $V_0$  =  $V_{CC+}/2$ , and  $R_L$  > 1 M $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT	
			25°C		0.02	3		
V <sub>IO</sub>	Input offset voltage		-40°C to 105°C			3.5	mV	
TCVIO	Input offset voltage average drift		25°C		0.6		μV/°C	
I <sub>IB</sub>	Input bias current		25°C		260		nA	
I <sub>IO</sub>	Input offset current		25°C		25		nA	
			25°C	70	88		JD	
CMMR	Common-mode rejection ratio	$V_{ICR} = 0 V \text{ to } 1.3 V$	-40°C to 105°C	64			dB	
	Deven even handle stiller mette	$V_{CC+} = 2.2 \text{ V to 5 V},$	25°C	80	90		JD	
PSRR	Power-supply rejection ratio	$V_0 = 0$ , $V_{ICR} = 0$	-40°C to 105°C	70			dB	
		CMRR ≥ 50 dB	0500		-0.3		.,	
V <sub>ICR</sub>	Input common-mode voltage		25°C		1.3		V	
		R <sub>L</sub> = 600 Ω,	25°C	75	81			
•	Lanna standbartha - 1	$V_0 = 0.75$ V to 2 V	-40°C to 105°C	70				
A <sub>VD</sub>	Large-signal voltage gain	$R_L = 2 k\Omega$ ,	25°C	75	84		dB	
		$V_0 = 0.5 \text{ V} \text{ to } 2.1 \text{ V}$	-40°C to 105°C	70				
			25°C	2.090	2.125			
		$R_L = 600 \Omega$ to $V_{CC+}/2$	-40°C to 105°C	2.065			V	
			25°C		0.071	0.120		
	Output swing		-40°C to 105°C			0.145		
Vo			25°C	2.150	2.177			
		$R_L = 2 k\Omega$ to $V_{CC+}/2$	-40°C to 105°C	2.125				
			25°C		0.056	0.080		
			-40°C to 105°C			0.105		
		Sourcing, $V_0 = 0 V$ ,	25°C	10	14.9			
		$V_{IN(diff)} = \pm 0.5 V$	-40°C to 105°C	5				
l <sub>o</sub>	Output current	Sinking, $V_0 = 2.2 V$ ,	25°C	10	17.6		mA	
		$V_{IN(diff)} = \pm 0.5 V$	-40°C to 105°C	5				
			25°C		0.93	1.3		
		LMV721	-40°C to 105°C			1.5		
Icc	Supply current		25°C		1.81	2.4	mA	
		LMV722	-40°C to 105°C			2.6		
SR	Slew rate <sup>(1)</sup>		25°C		4.9		V/μs	
GBW	Gain bandwidth product		25°C		10		MHz	
Φ <sub>m</sub>	Phase margin		25°C		67.4		٥	
G <sub>m</sub>	Gain margin		25°C		-9.8		dB	
V <sub>n</sub>	Input-referred voltage noise	f = 1 kHz	25°C		9		nV/√Hz	
I <sub>n</sub>	Input-referred current noise	f = 1 kHz	25°C		0.3		pA/√Hz	
THD	Total harmonic distortion	f = 1 kHz, AV = 1, R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 500 mV <sub>pp</sub>	25°C		0.004		%	

(1) Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.

SLOS470C – JUNE 2005-REVISED SEPTEMBER 2010

www.ti.com

## **Electrical Characteristics**


	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT	
V	lanut effect velte se		25°C		-0.08	3		
V <sub>IO</sub>	Input offset voltage		-40°C to 105°C			3.5	mV	
TCVIO	Input offset voltage average drift		25°C		0.6		μV/°C	
I <sub>IB</sub>	Input bias current		25°C		260		nA	
I <sub>IO</sub>	Input offset current		25°C		25		nA	
			25°C	80	89			
CMMR	Common-mode rejection ratio	$V_{ICR} = 0 V \text{ to } 4.1 V$	-40°C to 105°C	75			dB	
	Deven even handle effect of the	$V_{CC+} = 2.2 \text{ V to 5 V},$	25°C	70	90			
PSRR	Power-supply rejection ratio	$V_0 = 0, V_{ICR} = 0$	-40°C to 105°C	64			dB	
. /	land a second second second	CMRR ≥ 50 dB	0500		-0.3			
V <sub>ICR</sub>	Input common-mode voltage		25°C		4.1		V	
		$R_1 = 600 \Omega$ ,	25°C	80	87			
٨	l arga aignal valtaga gain	$V_0 = 0.75$ V to 4.8 V	-40°C to 105°C	70			٦Ŀ	
A <sub>VD</sub>	Large-signal voltage gain	$R_1 = 2 k\Omega$ ,	25°C	80	94		dB	
		$V_0^{L} = 0.7 \text{ V}$ to 4.9 V	-40°C to 105°C	70				
		D 000 0 to V/ /0	25°C	4.84	4.882			
		$R_L = 600 \Omega$ to $V_{CC+}/2$	-40°C to 105°C	4.815				
			25°C		0.134	0.19		
	Output swing		-40°C to 105°C			0.215	.,	
Vo			25°C	4.93	4.952		V	
		$R_L = 2 \ k\Omega$ to $V_{CC+}/2$	-40°C to 105°C	4.905				
			25°C		0.076	0.11		
			-40°C to 105°C			0.135		
		Sourcing, $V_0 = 0 V$ ,	25°C	20	52.6			
		$V_{IN(diff)} = \pm 0.5 V$	-40°C to 105°C	12				
lo	Output current	Sinking, $V_0 = 2.2 V$ ,	25°C	15	23.7		mA	
		$V_{IN(diff)} = \pm 0.5 V$	-40°C to 105°C	8.5				
		1.00/704	25°C		1.03	1.4		
	Supply ourrest	LMV721	-40°C to 105°C			1.7	^	
I <sub>CC</sub>	Supply current	1.00/700	25°C		2.01	2.4	mA	
		LMV722	-40°C to 105°C			2.8		
SR	Slew rate <sup>(1)</sup>		25°C		5.25		V/µs	
GBW	Gain bandwidth product		25°C		10		MHz	
Φ <sub>m</sub>	Phase margin		25°C		72		0	
G <sub>m</sub>	Gain margin		25°C		-11		dB	
V <sub>n</sub>	Input-referred voltage noise	f = 1 kHz	25°C		8.5		nV/√H	
l <sub>n</sub>	Input-referred current noise	f = 1 kHz	25°C		0.2		pA/√H	
THD	Total harmonic distortion	f = 1  kHz,  AV = 1, R <sub>L</sub> = 600 Ω, V <sub>O</sub> = 500 mV <sub>pp</sub>	25°C		0.001		%	

(1) Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.



SLOS470C-JUNE 2005-REVISED SEPTEMBER 2010






Copyright © 2005–2010, Texas Instruments Incorporated

EXAS **ISTRUMENTS** 


SLOS470C -JUNE 2005-REVISED SEPTEMBER 2010



6








Copyright © 2005–2010, Texas Instruments Incorporated



SLOS470C -JUNE 2005-REVISED SEPTEMBER 2010



Texas

**NSTRUMENTS** 



SLOS470C -JUNE 2005-REVISED SEPTEMBER 2010




SR – Slew Rate – V/µs

**TYPICAL CHARACTERISTICS (continued)** SLEW RATE THD vs vs SUPPLY VOLTAGE FREQUENCY 6 1  $V_{CC} = 2.2 V$ 5.8 5.6 0.1 5.4 5.2 THD – % 0.01 5 Rising 4.8 4.6 0.001 4.4 Falling 4.2 0.0001 4 100 1k 10k 100k 2 2.5 3 3.5 4 4.5 5 f – Frequency – Hz V<sub>cc</sub> – Supply Voltage – V


#### PULSE RESPONSE

 $V_{cc}$  = 5 V,  $R_{L}$  = 2 k $\Omega$ ,  $C_{L}$  = 21.2 nF,  $R_{o}$  = 0  $\Omega$ 



PULSE RESPONSE

 $V_{cc}$  = 5 V,  $R_{\scriptscriptstyle L}$  = 2 k $\Omega,$   $C_{\scriptscriptstyle L}$  = 21.2 nF,  $R_{\scriptscriptstyle O}$  = 2.1  $\Omega$ 



2 µs per Division


Texas Instruments


SLOS470C – JUNE 2005 – REVISED SEPTEMBER 2010

www.ti.com

# TYPICAL CHARACTERISTICS (continued)


PULSE RESPONSE





#### PULSE RESPONSE


### $\textbf{V}_{cc}$ = 5 V, $\textbf{R}_{\scriptscriptstyle L}$ = 600 $\Omega,$ $\textbf{C}_{\scriptscriptstyle L}$ = 21.2 nF, $\textbf{R}_{o}$ = 0 $\Omega$




2 µs per Division



 $V_{cc}$  = 2.2 V,  $R_{L}$  = 2 k $\Omega$ ,  $C_{L}$  = 2.12 nF,  $R_{o}$  = 0  $\Omega$ 






PULSE RESPONSE

#### PULSE RESPONSE


## $\textbf{V}_{cc}$ = 2.2 V, $\textbf{R}_{\scriptscriptstyle L}$ = 2 $\Omega,$ $\textbf{C}_{\scriptscriptstyle L}$ = 2.12 nF, $\textbf{R}_{o}$ = 0 $\Omega$



. .

#### PULSE RESPONSE

### $\textbf{V}_{cc}$ = 2.2 V, $\textbf{R}_{\mbox{\tiny L}}$ = 10 k $\Omega,$ $\textbf{C}_{\mbox{\tiny L}}$ = 2.12 nF, $\textbf{R}_{o}$ = 0 $\Omega$





#### www.ti.com


# SLOS470C – JUNE 2005 – REVISED SEPTEMBER 2010

### TYPICAL CHARACTERISTICS (continued)


PULSE RESPONSE

 $\textbf{V}_{cc}$  = 2.2 V,  $\textbf{R}_{\text{\tiny L}}$  = 10 k $\Omega,$   $\textbf{C}_{\text{\tiny L}}$  = 2.12 nF,  $\textbf{R}_{o}$  = 2.2  $\Omega$ 

PULSE RESPONSE  $V_{cc}$  = 2.2 V, R\_ = 10 k\Omega, C\_ = 2.12 nF, R\_ = 11.5  $\Omega$ 




1 µs per Division



PULSE RESPONSE

 $\textbf{V}_{cc}$  = 2.2 V,  $\textbf{R}_{\scriptscriptstyle L}$  = 600  $\Omega,$   $\textbf{C}_{\scriptscriptstyle L}$  = 1.89 nF,  $\textbf{R}_{o}$  = 0  $\Omega$ 



SLOS470C –JUNE 2005–REVISED SEPTEMBER 2010

# **REVISION HISTORY**

CI	hanges from Revision B (August 2010) to Revision C	Page
•	Changed all temperature parameters from max of 85°C to 105°C	1
•	Changed supply voltage max value to 6 in Absolute Maximum Ratings table	2
•	Changed supply voltage MAX value to 5.5 in Recommended Operating Conditions table	2
•	Changed A <sub>VD</sub> , V <sub>D</sub> test conditons for R <sub>L</sub> = 600 $\Omega$ : 0.75 V to 4.8 V	4
•	Changed A <sub>VD</sub> , V <sub>O</sub> test conditons for R <sub>L</sub> = 2 k $\Omega$ $\Omega$ : 0.75 V to 4.8 V	4

Copyright © 2005–2010, Texas Instruments Incorporated



www.ti.com



26-Jun-2014

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV721IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	(RBFA ~ RBFM)	Samples
LMV721IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	Samples
LMV721IDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	Samples
LMV722ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	Samples
LMV722IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	Samples
LMV722IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



#### www.ti.com

26-Jun-2014

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV721IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV722IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
LMV722IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Aug-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV721IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV721IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV721IDCKR	SC70	DCK	5	3000	202.0	201.0	28.0
LMV721IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
LMV721IDCKT	SC70	DCK	5	250	202.0	201.0	28.0
LMV722IDGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
LMV722IDR	SOIC	D	8	2500	340.5	338.1	20.6

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated