

LMC7211 Tiny CMOS Comparator with Rail-to-Rail Input and Push-Pull Output

Check for Samples: LMC7211-N

FEATURES

- Tiny SOT 23-5 package saves space
- Package is less than 1.43 mm thick
- Guaranteed specs at 2.7V, 5V, 15V supplies
- Typical supply current 7 µA at 5V
- Response time of 4 µs at 5V
- **Push-pull output**
- Input common-mode range beyond V- and V+
- Low input current

APPLICATIONS

- **Battery Powered Products**
- **Notebooks and PDAs**
- **PCMCIA** cards
- **Mobile Communications**
- **Alarm and Security circuits**
- **Direct Sensor Interface**
- Replaces amplifiers used as comparators with better performance and lower current

DESCRIPTION


The LMC7211 is a micropower CMOS comparator available in the space saving SOT23-5 package. This makes the comparator ideal for space and weight critical designs. The LMC7211 is supplied in two offset voltage grades, 5 mV and 15 mV.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The rail-to-rail input voltage makes the LMC7211 a good choice for sensor interfacing, such as light detector circuits, optical and magnetic sensors, and alarm and status circuits.

The Tiny Comparator's outside dimensions (length x width x height) of 3.05mm x 3.00mm x 1.43mm allow it to fit into tight spaces on PC boards.

See the LMC7221 for a comparator with an open-drain output.

CONNECTION DIAGRAM



Top View




Figure 2. 5-Pin SOT23-5 **Top View**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Absolute Maximum Ratings (1)

ESD Tolerance (2)		2 kV			
Differential Input Voltag	9	(V_{CC}) +0.3V to $(-V_{CC})$ -0.3V			
Voltage at Input/Output	Pin	$(V_{CC}) + 0.3V$ to $(-V_{CC})-0.3V$			
Supply Voltage (V+-V-)		16V			
Current at Input Pin (3)		±5 mA			
Current at Output Pin (4)	(5)	±30 mA			
Current at Power Suppl	y Pin	40 mA			
Lead Temperature	(soldering, 10 sec)	260°C			
Storage Temperature R	ange	−65°C to +150°C			
Junction Temperature ⁽⁶⁾		150°			

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) Human body model, 1.5 kΩ in series with 100 pF.
- (3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage rating.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (5) Do not short circuit output to V+, when V+ is greater than 12V or reliability will be adversely affected.
- (6) The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Operating Ratings (1)

<u> </u>			
Supply Voltage			2.7 ≤ V _{CC} ≤ 15V
Junction Temperature Range LMC7211AI, LMC7211BI	e		-40°C ≤ T _J ≤ +85°C
Thermal Resistance (θ_{JA})	SO-8 Package,	8-Pin Surface Mount	180°C/W
	M05A Package,	5-Pin Surface Mount	325°C/W

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V_O = V+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7211AI Limit ⁽²⁾	LMC7211BI Limit ⁽²⁾	Units
V _{OS}	Input Offset Voltage		3	5 8	15 18	mV max
TCV _{OS}	Input Offset Voltage Temperature Drift		1.0			μV/°C
	Input Offset Voltage Average Drift	See (3)	3.3			μV/Month
I _B	Input Current		0.04			pA
Ios	Input Offset Current		0.02			pA
CMRR	Common Mode Rejection Ratio	0V ≤ V _{CM} ≤ 2.7V	75			dB
PSRR	Power Supply Rejection Ratio	2.7V ≤ V ⁺ ≤ 15V	80			dB
A _V	Voltage Gain		100			dB

- (1) Typical values represent the most likely parametric norm.
- (2) All limits are guaranteed by testing or statistical analysis.
- (3) Input offset voltage average drift is calculated by dividing the accelerated operating life V_{OS} drift by the equivalent operational time. This represents worst case input conditions and includes the first 30 days of drift.



2.7V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V_O = V + /2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7211AI Limit ⁽²⁾	LMC7211BI Limit ⁽²⁾	Units
CMVR	Input Common-Mode Voltage Range	CMRR > 55 dB	3.0	2.9 2.7	2.9 2.7	V min
		CMRR > 55 dB	-0.3	-0.2 0.0	-0.2 0.0	V max
V _{OH}	Output Voltage High	I _{load} = 2.5 mA	2.5	2.4 2.3	2.4 2.3	V min
V _{OL}	Output Voltage Low	I _{load} = 2.5 mA	0.2	0.3 0.4	0.3 0.4	V max
Is	Supply Current	V _{OUT} = Low	7	12 14	12 14	μA max

5.0V and 15.0V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 5.0V$ and 15V, $V^- = 0V$, $V_{CM} = V_O = V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7211AI Limit ⁽²⁾	LMC7211BI Limit ⁽²⁾	Units
V _{OS}	Input Offset Voltage		3	5 8	15 18	mV max
TCV _{OS}	Input Offset Voltage	V ⁺ = 5V	1.0			µV/°C
	Temperature Drift	V ⁺ = 15V	4.0			μν/ С
	Input Offset Voltage Average	V ⁺ = 5V	3.3			\
	Drift	V ⁺ = 15V	4.0			μV/Month
I _B	Input Current		0.04			pA
I _{OS}	Input Offset Current		0.02			pA
CMRR	Common Mode	V+ = 5.0V	75			dB
	Rejection Ration	V+ = 15.0V	82			dB
PSRR	Power Supply Rejection Ratio	5V ≤ V ⁺ ≤ 10V	80			dB
A _V	Voltage Gain		100			dB
CMVR	Input Common-Mode Voltage Range	V+ = 5.0V CMRR > 55 dB	5.3	5.2 5.0	5.2 5.0	V min
		V+ = 5.0V CMRR > 55 dB	-0.3	-0.2 0.0	-0.2 0.0	V max
		V+ = 15.0V CMRR > 55 dB	15.3	15.2 15.0	15.2 15.0	V min
		V+ = 15.0V CMRR > 55 dB	-0.3	-0.2 0.0	-0.2 0.0	V max
V _{OH}	Output Voltage High	V+ = 5V I _{load} = 5 mA	4.8	4.6 4.45	4.6 4.45	V min
		V+ = 15V I _{load} = 5 mA	14.8	14.6 14.45	14.6 14.45	V min
V _{OL}	Output Voltage Low	V+ = 5V I _{load} = 5 mA	0.2	0.40 0.55	0.40 0.55	V max
		V+ = 15V I _{load} = 5 mA	0.2	0.40 0.55	0.40 0.55	V max
Is	Supply Current	V _{OUT} = Low	7	14 18	14 18	μA max

⁽¹⁾ Typical values represent the most likely parametric norm.

All limits are guaranteed by testing or statistical analysis.



5.0V and 15.0V Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25$ °C, $V^+ = 5.0$ V and 15V, $V^- = 0$ V, $V_{CM} = V_O = V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ ⁽¹⁾	LMC7211AI Limit ⁽²⁾	LMC7211BI Limit ⁽²⁾	Units
I _{SC}	Short Circuit Current	Sourcing	30			mA
		Sinking (3)	45			mA

⁽³⁾ Do not short circuit output to V+, when V+ is greater than 12V or reliability will be adversely affected.

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$. **Boldface** limits apply at the temperature extreme.

Symbol	Parameter	Cond	ditions	Typ ⁽¹⁾	LMC7211AI Limit ⁽²⁾	LMC7211BI Limit ⁽²⁾	Units	
t _{rise}	Rise Time	f = 10 kHz, CI = 50 Overdrive = 10 mV	pF, , (3)	0.3			μs	
t _{fall}	Fall Time	f = 10 kHz, CI = 50 Overdrive = 10 mV	pF, , (3)	0.3			μs	
t _{PHL}	Propagation Delay (High	f = 10 kHz,	10 mV	10			μs	
	to Low) (4)	CI = 50 pF (3)	100 mV	4				
		V+ = 2.7V,	10 mV	10			μs	
		f = 10 kHz, $CI = 50 \text{ pF}^{-(3)}$	100 mV	4				
t _{PLH}	Propagation Delay	f = 10 kHz,	10 mV	6			μs	
	(Low to High) ⁽⁴⁾	$CI = 50p^{(3)}$	100 mV	4				
	V+ = 2.7V,		10 mV	7			μs	
		f = 10 kHz, $CI = 50 \text{ pF}^{(3)}$	100 mV	4				

⁽¹⁾ Typical values represent the most likely parametric norm.

⁽²⁾ All limits are guaranteed by testing or statistical analysis.


⁽³⁾ C_L includes the probe and jig capacitance.

⁽⁴⁾ Input step voltage for propagation delay measurement is 2V.



Typical Performance Characteristics


Single Supply T_A = 25°C unless specified






Typical Performance Characteristics (continued)

Single Supply $T_A = 25$ °C unless specified




Output Current (mA)


Output Sinking Current




Response Time for Various Input Overdrives -tPHL



Input Overdrive Referenced to V_{OS}




Response Time for Various Input Overdrives -tPLH



Input Overdrive Referenced to V_{OS}

Response Time for Various Input Overdrives -t_{PLH}




Input Overdrive Referenced to V_{OS}





Typical Performance Characteristics (continued)

Single Supply T_A = 25°C unless specified




Input Overdrive Referenced to Vos






 $$^{\rm Time}\,(\mu{\rm s})$$ Input Overdrive Referenced to ${\rm V}_{\rm OS}$

Input Bias Current




Response Time for Various Input Overdrives -tPLH




Input Overdrive Referenced to V_{OS}

Input Bias Current



Input Bias Current




Common Mode Voltage (V)



Typical Performance Characteristics (continued)

Single Supply $T_A = 25$ °C unless specified





APPLICATION INFORMATION

Benefits of the LMC7211 Tiny Comparator

Size. The small footprint of the SOT 23-5 packaged Tiny Comparator, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height. The height (0.056 inches, 1.43 mm) of the Tiny Comparator makes it possible to use it in PCMCIA type III cards.

Simplified Board Layout. The Tiny Comparator can simplify board layout in several ways. First, by placing a comparator where comparators are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny Comparators instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

Low Supply Current. The typical 7 μ A supply current of the LMC7211 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range. The LMC7211 is characterized at 15V, 5V and 2.7V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7211 a good choice for devices where the voltage may vary over the life of the batteries.

Digital Outputs Representing Signal Level. Comparators provide a high or low digital output depending on the voltage levels of the (+) and (¬) inputs. This makes comparators useful for interfacing analog signals to microprocessors and other digital circuits. The LMC7211 can be thought of as a one-bit a/d converter.

Push-Pull Output. The push-pull output of the LMC7211 is capable of both sourcing and sinking milliamp level currents even at a 2.7 volt supply. This can allow the LMC7211 to drive multiple logic gates.

Driving LEDs (Light Emitting Diodes). With a 5 volt power supply, the LMC7211's output sinking current can drive small, high efficiency LEDs for indicator and test point circuits. The small size of the Tiny package makes it easy to find space to add this feature to even compact designs.

Input range to Beyond Rail to Rail. The input common mode range of the LMC7211 is slightly larger than the actual power supply range. This wide input range means that the comparator can be used to sense signals close to the power supply rails. This wide input range can make design easier by eliminating voltage dividers, amplifiers, and other front end circuits previously used to match signals to the limited input range of earlier comparators. This is useful to power supply monitoring circuits which need to sense their own power supply, and compare it to a reference voltage which is close to the power supply voltage. The wide input range can also be useful for sensing the voltage drop across a current sense resistor for battery chargers.

Zero Crossing Detector. Since the LMC7211's common mode input range extends below ground even when powered by a single positive supply, it can be used with large input resistors as a zero crossing detector.

Low Input Currents and High Input Impedance. These characteristics allow the LMC7211 to be used to sense high impedance signals from sensors. They also make it possible to use the LMC7211 in timing circuits built with large value resistors. This can reduce the power dissipation of timing circuits. For very long timing circuits, using high value resistors can reduce the size and cost of large value capacitors for the same R-C time constant.

Direct Sensor Interfacing. The wide input voltage range and high impedance of the LMC7211 may make it possible to directly interface to a sensor without the use of amplifiers or bias circuits. In circuits with sensors which can produce outputs in the tens to hundreds of millivolts, the LMC7211 can compare the sensor signal with an appropriately small reference voltage. This may be done close to ground or the positive supply rail. Direct sensor interfacing may eliminate the need for an amplifier for the sensor signal. Eliminating the amplifier can save cost, space, and design time.

Low Voltage Operation

Comparators are the common devices by which analog signals interface with digital circuits. The LMC7211 has been designed to operate at supply voltages of 2.7V without sacrificing performance to meet the demands of 3V digital systems.

Submit Documentation Feedback
Product Folder Links: LMC7211-N



At supply voltages of 2.7V, the common-mode voltage range extends 200 mV (guaranteed) below the negative supply. This feature, in addition to the comparator being able to sense signals near the positive rail, is extremely useful in low voltage applications.




Figure 3. Even at Low-Supply Voltage of 2.7V, an Input Signal which Exceeds the Supply Voltages
Produces No Phase Inversion at the Output

At $V^+ = 2.7V$ propagation delays are $t_{PLH} = 4 \mu s$ and $t_{PHL} = 4 \mu s$ with overdrives of 100 mV.

Please refer to the performance curves for more extensive characterization.

Shoot-Through Current

The shoot-through current is defined as the current surge, above the quiescent supply current, between the positive and negative supplies of a device. The current surge occurs when the output of the device switches states. The shoot-through current results in glitches in the supply voltages. Usually, glitches in the supply lines are prevented by bypass capacitors. When the glitches are minimal, the value of the bypass capacitors can be reduced.




Figure 4. Circuit for Measurement of the Shoot-Through Current







Figure 5. Measurement of the Shoot-Through Current

From Figure 5, the shoot-through current for the LMC7211 can be calculated to be 0.2 mA (typical), and the duration is 1 µs. The values needed for the bypass capacitors can be calculated as follows:



Area of
$$\Delta = \frac{1}{2} (1 \mu s \times 200 \mu A)$$

= 100 pC

The capacitor needs to supply 100 picocolumb. To avoid large shifts in the comparator threshold due to changes in the voltage level, the voltage drop at the bypass capacitor should be limited to 100 mV or less.

The charge needed (100 picocolumb) and the allowable voltage drop (100 mV) will give us the minimum capacitor value required.

$$\Delta$$
Q = C (ΔV)
C = ΔQ/ΔV = 100 picocolumb/100 mV
C = 10⁻¹⁰/10⁻¹ = 10⁻⁹ = 1 nF = 0.001 μF
10⁻⁹ = 1 nF = 0.001 μF

The voltage drop of ~100 mV will cause a threshold shift in the comparator. This threshold shift will be reduced by the power supply rejection ratio, (PSRR). The PSRR which is applicable here is not the DC value of PSRR (~80 dB), but a transient PSRR which will be usually about 20 dB–40 dB, depending on the circuit and the speed of the transient. This will result in an effective threshold shift of about 1 mV to 10 mV.

For precision and level sensing circuits, it is generally a good goal to reduce the voltage delta on the power supply to a value equal to or less than the hysteresis of the comparator circuit. If the above circuit was to be used with 50 mV of hysteresis, it would be reasonable to increase the bypass capacitor to 0.01 µF to reduce the voltage delta to 10 mV. Larger values may be useful for obtaining more accurate and consistent switching.

Note that the switching current of the comparator can spread to other parts of the board as noise. The bypass capacitor reduces this noise. For low noise systems this may be reason to make the capacitor larger.

For non-precision circuits, such as using a comparator to determine if a push-button switch is on or off, it is often cheaper and easier to use a larger value of hysteresis and a small value or bypass capacitance. The low shoot-through current of the LMC7211 can allow the use of smaller and less expensive bypass capacitors in non-critical circuits.

Copyright © 2004–2013, Texas Instruments Incorporated



Output Short Circuit Current


The LMC7211 has short circuit protection of 40 mA. However, it is not designed to withstand continuous short circuits, transient voltage or current spikes, or shorts to any voltage beyond the supplies. A resistor in series with the output should reduce the effect of shorts. For outputs which send signals off PC boards additional protection devices, such as diodes to the supply rails, and varistors may be used.

Hysteresis

If the input signal is very slow or very noisy, the comparator output might trip several times as the input signal passes through the threshold. Using positive feedback to add hysteresis to the switching can reduce or eliminate this problem. The positive feedback can be added by a high value resistor (R_F). This will result in two switching thresholds, one for increasing signals and one for decreasing signals. A capacitor can be added across R_F to increase the switching speed and provide more short term hysteresis. This can result in greater noise immunity for the circuit.

See Figure 6, Figure 7 and Figure 8.

Note that very heavy loading of the comparator output, such as LED drive or bipolar logic gates, will change the output voltage and shift the voltage thresholds.



 $R_F \gg R_1$ and $R_F \gg R_2$

Figure 6. Positive Feedback for Hysteresis




Figure 7. Without Positive Feedback (No Hysteresis)






Figure 8. With Positive Feedback (Hysteresis or Memory)

Input Protection

If input signals are like to exceed the common mode range of the LMC7211, or it is likely that signals may be present when power is off, damage to the LMC7211 may occur. Large value (100 k Ω to M Ω) input resistors may reduce the likelihood of damage by limiting the input currents. Since the LMC7211 has very low input leakage currents, the effect on accuracy will be small. Additional protection may require the use of diodes, as shown in Figure 9. Note that diode leakage current may affect accuracy during normal operation. The R-C time constant of R_{IN} and the diode capacitance may also slow response time.




Figure 9.

Layout Considerations

The LMC7211 is not an especially fast comparator, so high speed design practices are not required. The LMC7211 is capable of operating with very high impedance inputs, so precautions should be taken to reduce noise pickup with high impedance (\sim 100 k Ω and greater) designs and in electrically noisy environments.

Keeping high value resistors close to the LMC7211 and minimizing the size of the input nodes is a good practice. With multilayer designs, try to avoid long loops which could act as inductors (coils). Sensors which are not close to the comparator may need twisted pair or shielded connections to reduce noise.

Open Drain Output, Dual Versions

The LMC7221 is a comparator similar to the LMC7211, but with an open drain output which allows the output voltage to be different (higher or lower) than the supply voltage. The open drain output is like the open collector output of a logic gate. This makes the LMC7221 very useful for mixed voltage systems. Many systems will have different voltages for the analog and microprocessor sections. Please see the LMC7221 datasheet for details.

The performance of the LMC7211 is available in dual devices. Please see the LMC6762 datasheet for details on a dual push-pull output device. For a dual device with open drain outputs, please see the LMC6772 datasheet.

Rail-to-Rail Input Low Power Comparators—



Push-Pull Output		
LMC7211	SOT23-5, SO-8	Single
LMC6762	SO-8,	Dual

Open Drain Output		
LMC7221	SOT23-5, SO-8	Single
LMC6772	SO-8, DIP	Dual

Additional SOT23-5 Tiny Devices

National Semiconductor has additional parts available in the space saving SOT23 Tiny package, including amplifiers, voltage references, and voltage regulators. These devices include—

LMC7101 1 MHz gain-bandwidth rail-to-rail input and output amplifier—high input impedance and high gain 700 μA typical current 2.7V, 3V, 5V and 15V specifications.

LMC7111 Low power 50 kHz gain-bandwidth rail-to-rail input and output amplifier with 25 μA typical current specified at 2.7V, 3.0V, 3.3V, 5V and 10V.

LM7131 Tiny Video amp with 70 MHz gain bandwidth 3V, 5V and ±5V specifications.

LP2980 Micropower SOT 50 mA Ultra Low-Dropout Regulator.

LM4040 Precision micropower shunt voltage reference. Fixed voltages of 2.500V, 4.096V, 5.000V, 8.192V and 10.000V.

LM4041 Precision micropower shut voltage reference 1.225V and adjustable.

LM385 Low current voltage reference. Fixed Voltages of 1.2V and 2.5V.

Contact your National Semiconductor representative for the latest information.

Spice Macromodel

A Spice Macromodel is available for the LMC7211 comparator on the National Semiconductor Amplifier Macromodel disk. Contact your National Semiconductor representative to obtain the latest version.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC7211AIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMC72 11AIM	
LMC7211AIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 11AIM	Samples
LMC7211AIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	C00A	
LMC7211AIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C00A	Samples
LMC7211AIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	C00A	
LMC7211AIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C00A	Samples
LMC7211AIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 11AIM	Samples
LMC7211BIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMC72 11BIM	
LMC7211BIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 11BIM	Samples
LMC7211BIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	C00B	
LMC7211BIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C00B	Samples
LMC7211BIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	C00B	
LMC7211BIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	C00B	Samples
LMC7211BIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC72 11BIM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are norminal	T											1
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC7211AIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211AIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211AIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211AIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC7211BIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211BIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211BIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211BIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7211BIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 20-Dec-2016



*All dimensions are nominal

7 iii dinfonolono dio nonina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC7211AIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7211AIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7211AIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7211AIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7211AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC7211BIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7211BIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7211BIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7211BIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7211BIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.