## 12 V, 4.0 A, Low V<sub>CE(sat)</sub> **NPN Transistor**

ON Semiconductor's e<sup>2</sup>PowerEdge family of low V<sub>CE(sat)</sub> transistors are miniature surface mount devices featuring ultra low saturation voltage (V<sub>CE(sat)</sub>) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical applications are DC-DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e<sup>2</sup>PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

• These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

## **MAXIMUM RATINGS** $(T_A = 25^{\circ}C)$

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	12	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	12	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	6.0	Vdc
Collector Current - Continuous	I <sub>C</sub>	2.0	Α
Collector Current - Peak	I <sub>CM</sub>	4.0	Α
Electrostatic Discharge	ESD	HBM Class 3B MM Class C	

## **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C)

Rating	Symbol	Max	Unit	

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$	P <sub>D</sub> (Note 1)	460	mW
Derate above 25°C		3.7	mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub> (Note 1)	270	°C/W
Total Device Dissipation  T <sub>A</sub> = 25°C	P <sub>D</sub> (Note 2)	540	mW
Derate above 25°C		4.3	mW/°C
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub> (Note 2)	230	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces.
   FR-4 @ 500 mm<sup>2</sup>, 1 oz. copper traces.



## ON Semiconductor®


www.onsemi.com

# **12 VOLTS, 4.0 AMPS** NPN LOW $V_{CE(sat)}$ TRANSISTOR EQUIVALENT $R_{DS(on)}$ 35 m $\Omega$





## MARKING DIAGRAM



VF = Specific Device Code

= Date Code\*

= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NSS12201LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			•	•	•
Collector – Emitter Breakdown Voltage $(I_C = 10 \text{ mAdc}, I_B = 0)$	V <sub>(BR)</sub> CEO	12	-	_	Vdc
Collector – Base Breakdown Voltage (I <sub>C</sub> = 0.1 mAdc, I <sub>E</sub> = 0)	V <sub>(BR)</sub> CBO	12	-	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = 0.1 \text{ mAdc}, I_C = 0)$	V <sub>(BR)EBO</sub>	6.0	-	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = 12 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	-	0.1	μAdc
Emitter Cutoff Current (V <sub>EB</sub> = 6.0 Vdc)	I <sub>EBO</sub>	-	-	0.1	μAdc
ON CHARACTERISTICS			•	•	•
DC Current Gain (Note 3) $ \begin{aligned} &(I_C = 10 \text{ mA, } V_{CE} = 2.0 \text{ V}) \\ &(I_C = 500 \text{ mA, } V_{CE} = 2.0 \text{ V}) \\ &(I_C = 1.0 \text{ A, } V_{CE} = 2.0 \text{ V}) \\ &(I_C = 2.0 \text{ A, } V_{CE} = 2.0 \text{ V}) \end{aligned} $	h <sub>FE</sub>	200 200 200 200	- 330 - -	- - - -	
Collector – Emitter Saturation Voltage (Note 3) ( $I_C = 0.1 \text{ A}, I_B = 0.01 \text{ A}$ ) ( $I_C = 1.0 \text{ A}, I_B = 0.100 \text{ A}$ ) ( $I_C = 1.0 \text{ A}, I_B = 0.010 \text{ A}$ ) ( $I_C = 2.0 \text{ A}, I_B = 0.2 \text{ A}$ )	V <sub>CE(sat)</sub>	- - - -	0.003 0.035 0.053 0.068	0.008 0.050 0.080 0.090	V
Base – Emitter Saturation Voltage (Note 3) (I <sub>C</sub> = 1.0 A, I <sub>B</sub> = 10 mA)	V <sub>BE(sat)</sub>	_	0.760	0.900	V
Base – Emitter Turn–on Voltage (Note 3) (I <sub>C</sub> = 1.0 A, V <sub>CE</sub> = 2.0 V)	V <sub>BE(on)</sub>	-	0.750	0.900	V
Cutoff Frequency ( $I_C = 100 \text{ mA}$ , $V_{CE} = 5.0 \text{ V}$ , $f = 100 \text{ MHz}$ )	f⊤	150	-	-	MHz
Input Capacitance (V <sub>EB</sub> = 0.5 V, f = 1.0 MHz)	Cibo	_	-	450	pF
Output Capacitance (V <sub>CB</sub> = 3.0 V, f = 1.0 MHz)	Cobo	_	-	75	pF
SWITCHING CHARACTERISTICS					
Delay ( $V_{CC}$ = 10 V, $I_{C}$ = 750 mA, $I_{B1}$ = 15 mA)	t <sub>d</sub>	-	-	100	ns
Rise (V <sub>CC</sub> = 10 V, I <sub>C</sub> = 750 mA, I <sub>B1</sub> = 15 mA)	t <sub>r</sub>	-	-	100	ns
Storage ( $V_{CC} = 10 \text{ V}, I_{C} = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$ )	t <sub>s</sub>	-	-	350	ns
Fall (V <sub>CC</sub> = 10 V, I <sub>C</sub> = 750 mA, I <sub>B1</sub> = 15 mA)	t <sub>f</sub>	-	_	110	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle ≤ 2%.

## **TYPICAL CHARACTERISTICS**




Figure 1. Collector Emitter Saturation Voltage vs. Collector Current

Figure 2. Collector Emitter Saturation Voltage vs. Collector Current




Figure 3. DC Current Gain vs. Collector Current




Figure 4. Base Emitter Saturation Voltage vs. Collector Current




Figure 5. Base Emitter Turn-On Voltage vs. Collector Current




Figure 6. Saturation Region

## **TYPICAL CHARACTERISTICS**




Figure 7. Input Capacitance

Figure 8. Output Capacitance




Figure 9. Safe Operating Area



SOT-23 (TO-236) CASE 318-08 **ISSUE AS** 

**DATE 30 JAN 2018** 

# SCALE 4:1 D - 3X b

**TOP VIEW** 







## **RECOMMENDED SOLDERING FOOTPRINT**



DIMENSIONS: MILLIMETERS

#### NOTES:

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
  MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,

PROT	RUSIONS, OR GATE BURRS.	
		T

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
T	0°		10°	0°		10°

## **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE
OT (1 F O			

SOT-23 (TO-236)

STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
<ol><li>ANODE</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>CATHODE</li></ol>	2. DRAIN	2. GATE
<ol><li>CATHODE</li></ol>	3. GATE	<ol><li>CATHODE-ANODE</li></ol>	<ol><li>ANODE</li></ol>	3. GATE	<ol><li>ANODE</li></ol>

STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	PIN 1. CATHODE	PIN 1. CATHODE
<ol><li>CATHODE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>ANODE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>ANODE</li></ol>	<ol><li>ANODE</li></ol>
<ol><li>ANODE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>ANODE</li></ol>	<ol><li>CATHODE-ANOD</li></ol>	E 3. GATE

STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
<ol><li>SOURCE</li></ol>	<ol><li>OUTPUT</li></ol>	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3 DRAIN	3 INPLIT	3 CATHODE	3. SOURCE	3. GATE	<ol><li>NO CONNECTION</li></ol>

STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE	
DOCUMENT N	UMBER: 98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repository.  Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DESCRIPTION:** 

PAGE 1 OF 1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative