October 1992 Revised February 2005

# 74VHC74 **Dual D-Type Flip-Flop with Preset and Clear**

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transi-tion of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**

- High Speed: f<sub>MAX</sub> = 170 MHz (typ) at T<sub>A</sub> = 25°C
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Power down protection is provided on all inputs
- Low power dissipation: I<sub>CC</sub> = 2 µA (max) at T<sub>A</sub> = 25°C
- Pin and function compatible with 74HC74


### **Ordering Code:**

Order Number	Package Number	Package Description
74VHC74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC74MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC74SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDED J-STD-020B.

Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

© 2005 Fairchild Semiconductor Corporation DS011505 74VHC74



### **Connection Diagram**



## **Pin Descriptions**

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CK <sub>1</sub> , CK <sub>2</sub>	Clock Pulse Inputs
$\overline{\text{CLR}}_1, \overline{\text{CLR}}_2$	Direct Clear Inputs
$\overline{PR}_1, \overline{PR}_2$	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Output

# **Truth Table**

Inputs				Out	Function	
CLR	PR	D	СК	Q	Q Q	
L	Н	Х	Х	L	Н	Clear
н	L	Х	Х	Н	L	Preset
L	L	Х	Х	H (Note 2)	H (Note 2)	
н	Н	L	~	L	Н	
н	Н	н	~	Н	L	
Н	Н	Х	~	Q <sub>n</sub>	Q <sub>n</sub>	No Change

Note 2: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state.

#### Absolute Maximum Ratings(Note 3)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
Soldering (10 seconds)	260°C

# **Recommended Operating**

#### 

 $V_{CC} = 5.0V \pm 0.5V \qquad 0 \sim 20 \text{ ns/V}$  Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min Typ		Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
V <sub>IL</sub>	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I <sub>OL</sub> = 50 μA
	Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1	1	±1.0	μA	V <sub>IN</sub> = 5.5\	or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC}$	or GND

tions.

74VHC74

www.fairchildsemi.com

74VHC74

# **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
			Min	Тур	Max	Min	Max	Onita	Conditions
f <sub>MAX</sub>	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	80	125		70		MHz	C <sub>L</sub> = 15 pF
	Frequency		50	75		45		IVITIZ	$C_L = 50 \text{ pF}$
		$\textbf{5.0} \pm \textbf{0.5}$	130	170		110		MHz	C <sub>L</sub> = 15 pF
			90	115		75			$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		6.7	11.9	1.0	14.0	ns	C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	Time (CK-Q, Q)			9.2	15.4	1.0	17.5		$C_L = 50 \text{ pF}$
		$5.0 \pm 0.5$		4.6	7.3	1.0	8.5	ns	$C_L = 15 \text{ pF}$
				6.1	9.3	1.0	10.5	115	$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay Time	$\textbf{3.3}\pm\textbf{0.3}$		7.6	12.3	1.0	14.5	ns	$C_L = 15 \text{ pF}$
t <sub>PHL</sub>	(CLR, PR -Q, Q)			10.1	15.8	1.0	18.0	115	$C_L = 50 \text{ pF}$
		$5.0 \pm 0.5$		4.8	7.7	1.0	9.0	ns	C <sub>L</sub> = 15 pF
				6.3	9.7	1.0	11.0	113	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
C <sub>PD</sub>	Power Dissipation			25				pF	(Note 5)
	Capacitance					1			


Note 5:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/2$  (per F/F).

# **AC Operating Requirements**


Symbol	_	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$		
	Parameter	(V) (Note 6)	Тур	Guara	nteed Minimum	Units	
t <sub>W</sub> (L)	Minimum Pulse Width (CK)	3.3		6.0	7.0	20	
t <sub>W</sub> (H)		5.0		5.0	5.0	ns	
t <sub>W</sub> (L)	Minimum Pulse Width (CLR, PR)	3.3		6.0	7.0		
		5.0		5.0	5.0	ns	
t <sub>S</sub>	Minimum Setup Time	3.3		6.0	7.0	ns	
		5.0		5.0	5.0	115	
t <sub>H</sub>	Minimum Hold Time	3.3		0.5	0.5	ns	
		5.0		0.5	0.5	115	
t <sub>REC</sub>	Minimum Recovery Time (CLR, PR)	3.3		5.0	5.0		
		5.0		3.0	3.0	ns	

Note 6:  $V_{CC}$  is  $3.3\pm0.3V$  or  $5.0\pm0.5V$ 






www.fairchildsemi.com



74VHC74



74VHC74 Dual D-Type Flip-Flop with Preset and Clear

www.fairchildsemi.com