

Full-Featured 28-Pin Microcontrollers

Description

PIC16(L)F18854 microcontrollers feature Analog, Core Independent Peripherals and Communication Peripherals, combined with eXtreme Low-Power (XLP) technology for a wide range of general purpose and low-power applications. The family will feature the CRC/SCAN, Hardware Limit Timer (HLT) and Windowed Watchdog Timer (WWDT) to support customers looking to add safety to their application. Additionally, this family includes up to 7 KB of Flash memory, along with a 10-bit ADC with Computation (ADC²) extensions for automated signal analysis to reduce the complexity of the application.

Core Features

- C Compiler Optimized RISC Architecture
- Only 49 Instructions
- Operating Speed:
- DC 32 MHz clock input
- 125 ns minimum instruction cycle
- · Interrupt Capability
- 16-Level Deep Hardware Stack
- Three 8-Bit Timers (TMR2/4/6) with Hardware Limit Timer (HLT) Extensions
- Four 16-Bit Timers (TMR0/1/3/5)
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRTE)
- Brown-out Reset (BOR) with Fast Recovery
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
 - Variable prescaler selection
- Variable window size selection
- All sources configurable in hardware or software
- Programmable Code Protection

Memory

- Up to 7 KB Flash Program Memory
- Up to 512B Data SRAM
- 256B of EEPROM
- Direct, Indirect and Relative Addressing modes

Operating Characteristics

- Operating Voltage Range:
 - 1.8V to 3.6V (PIC16LF18854)
 - 2.3V to 5.5V (PIC16F18854)
- Temperature Range:
 - Industrial: -40°C to 85°C
 - Extended: -40°C to 125°C

Power-Saving Functionality

- DOZE mode: Ability to run the CPU core slower than the system clock
- IDLE mode: Ability to halt CPU core while internal peripherals continue operating
- Sleep mode: Lowest Power Consumption
- Peripheral Module Disable (PMD):
 - Ability to disable hardware module to minimize power consumption of unused peripherals

eXtreme Low-Power (XLP) Features

- Sleep mode: 50 nA @ 1.8V, typical
- Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- · Operating Current:
 - 8 μA @ 32 kHz, 1.8V, typical
 - 32 μA/MHz @ 1.8V, typical

Digital Peripherals

- Four Configurable Logic Cells (CLC):
 - Integrated combinational and sequential logic
- Three Complementary Waveform Generators (CWG):
 - Rising and falling edge dead-band control
 - Full-bridge, half-bridge, 1-channel drive
 - Multiple signal sources
- Five Capture/Compare/PWM (CCP) module:
 - 16-bit resolution for Capture/Compare modes
 - 10-bit resolution for PWM mode
- 10-bit PWM:
 - Two 10-bit PWMs
- Numerically Controlled Oscillator (NCO):
 - Generates true linear frequency control and increased frequency resolution
 - Input Clock: 0 Hz $< F_{NCO} < 32$ MHz
 - Resolution: F_{NCO}/2²⁰
- Two Signal Measurement Timers (SMT):
 - 24-bit Signal Measurement Timer
 - Up to 12 different Acquisition modes

Digital Peripherals (Cont.)

- Cyclical Redundancy Check (CRC/SCAN):
 - 16-bit CRC
- Scans memory for NVM integrity
- Communication:
 - EUSART, RS-232, RS-485, LIN compatible - Two SPI
 - Two I²C, SMBus, PMBus™ compatible
- Up to 25 I/O Pins:
 - Individually programmable pull-ups
 - Slew rate control
 - Interrupt-on-change with edge-select
 - Input level selection control (ST or TTL)
 - Digital open-drain enable
 - Current mode enable
- Peripheral Pin Select (PPS):
- Enables pin mapping of digital I/O
- Data Signal Modulator (DSM)
 - Modulates a carrier signal with digital data to create custom carrier synchronized output waveforms

Analog Peripherals

- Analog-to-Digital Converter with Computation (ADC²):
 - 10-bit with up to 24 external channels
 - Automated post-processing
 - Automates math functions on input signals: averaging, filter calculations, oversampling and threshold comparison
 - Operates in Sleep
- Two Comparators (COMP):
 - Fixed Voltage Reference at (non) inverting input(s)
 - Comparator outputs externally accessible
- 5-Bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive Reference Selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- · Voltage Reference:
 - Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels

Flexible Oscillator Structure

- High-Precision Internal Oscillator:
 - Software selectable frequency range up to 32 MHz, ±1% typical
 - x2/x4 PLL with Internal and External Sources
- Low-Power Internal 32 kHz Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
- External Oscillator Block with:
 - Three crystal/resonator modes up to 20 MHz
 - Three external clock modes up to 20 MHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops
- Oscillator Start-up Timer (OST)
 - Ensures stability of crystal oscillator resources

PIC16(L)F188XX Family Types

Device	Data Sheet Index	Program Flash Memory (Words)	Program Flash Memory (KB)	EEPROM (bytes)	Data SRAM (bytes)	I/O Pins ⁽¹⁾	10-Bit ADC ² (ch)	5-Bit DAC	Comparator	8-Bit (with HLT)/ 16-Bit Timers	SMT	Windowed Watchdog Timer	CRC and Memory Scan	CCP/10-Bit PWM	Zero-Cross Detect	CWG	NCO	CLC	DSM	EUSART/I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable
PIC16(L)F18854	(1)	4096	7	256	512	25	24	1	2	3/4	2	Y	Y	5/2	Y	3	1	4	1	1/2	Υ	Y
PIC16(L)F18855	(2)	8192	14	256	1024	25	24	1	2	3/4	2	Y	Υ	5/2	Y	3	1	4	1	1/2	Υ	Y
PIC16(L)F18856	(3)	16384	28	256	2048	25	24	1	2	3/4	2	Y	Υ	5/2	Y	3	1	4	1	1/2	Υ	Y
PIC16(L)F18857	(4)	32768	56	256	4096	25	24	1	2	3/4	2	Y	Υ	5/2	Y	3	1	4	1	1/2	Υ	Y
PIC16(L)F18875	(2)	8192	14	256	1024	36	35	1	2	3/4	2	Y	Υ	5/2	Υ	3	1	4	1	1/2	Υ	Y
PIC16(L)F18876	(3)	16384	28	256	2048	36	35	1	2	3/4	2	Y	Υ	5/2	Υ	3	1	4	1	1/2	Υ	Y
PIC16(L)F18877	(4)	32768	56	256	4096	36	35	1	2	3/4	2	Y	Υ	5/2	Υ	3	1	4	1	1/2	Υ	Y

Note 1: One pin is input-only.

2:

3:

Data Sheet Index: (Unshaded devices are described in this document)

1: DS40001826 PIC16(L)F18854 Data Sheet, 28-Pin, Full-Featured 8-bit Microcontrollers

DS40001802 PIC16(L)F18855/75 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

DS40001824 PIC16(L)F18856/76 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

4: DS40001825 PIC16(L)F18857/77 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.


TABLE 1: PACKAGES

Packages	(S)PDIP	SOIC	SSOP	QFN (6x6)	UQFN (4x4)	TQFP	QFN (8x8)	UQFN (5x5)
PIC16(L)F18854	•	٠	•	•	•			

Note: Pin details are subject to change.

PIN DIAGRAMS

		28 RB7
	RA0 2	27 RB6
	RA1 🗍 3	26 RB5
	RA2 4	25 RB4
	RA3 🗌 5	24 RB3
	RA4 🗌 6	²³] RB2
	RA5 🗌 7 🛛 PIC16(L) F	18854 ²² RB1
	Vss 🗌 8	21 RB0
	RA7 🗌 9	
	RA6 🗌 10	19 Vss
	RC0 🗌 11	18 RC7
	RC1 🗌 12	17 🗌 RC6
	RC2 🗌 13	16 RC5
	RC3 🗌 14	15 RC4
Note 1: See	Table 2 for location of all peripheral functions.	



PIN ALLOCATION TABLES

TABLE 2: 28-PIN ALLOCATION TABLE (PIC16(L)F18854)

0/1	28-Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPUI ² C)	EUSART	WSQ	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RA0	2	27	ANA0	_	—	C1IN0- C2IN0-		—		_	_	_	—	CLCIN0 ⁽¹⁾	-	-	IOCA0	—
RA1	3	28	ANA1	_	—	C1IN1- C2IN1-		—	_	-	_	-	—	CLCIN1 ⁽¹⁾	Ι	_	IOCA1	—
RA2	4	1	ANA2	VREF-	DAC1OUT1	C1IN0+ C2IN0+	-	-	_	-	—	-	-	-	Ι	—	IOCA2	-
RA3	5	2	ANA3	VREF+	—	C1IN1+	_	—	_	MDCARL ⁽¹⁾	—	-	—	—	Ι	_	IOCA3	—
RA4	6	3	ANA4	-	—	_	-	—	-	MDCARH ⁽¹⁾	T0CKI ⁽¹⁾	CCP5 ⁽¹⁾	—	—	—	_	IOCA4	—
RA5	7	4	ANA5		—	_		SS1 ⁽¹⁾		MDSRC ⁽¹⁾	_	_	—	—	—	_	IOCA5	—
RA6	10	7	ANA6	_	—	_	_	—		_	_	-	—	—	-		IOCA6	OSC2 CLKOUT
RA7	9	6	ANA7	_	—	_	_	—	_	_	_	_	—	—	-	_	IOCA7	OSC1 CLKIN
RB0	21	18	ANB0	-	-	C2IN1+	ZCD	SS2 ⁽¹⁾	_	-	—	CCP4 ⁽¹⁾	CWG1IN ⁽¹⁾	-	Ι	—	INT ⁽¹⁾ IOCB0	-
RB1	22	19	ANB1		_	C1IN3- C2IN3-		SCL2 ^(3,4) SCK2 ⁽¹⁾		_	_		CWG2IN ⁽¹⁾	—	—		IOCB1	_
RB2	23	20	ANB2		—	_		SDA2 ^(3,4) SDI2 ⁽¹⁾		_			CWG3IN ⁽¹⁾	—	—		IOCB2	—
RB3	24	21	ANB3		—	C1IN2- C2IN2-		—		—	_	_	—	—	—		IOCB3	—
RB4	25	22	ANB4 ADCACT ⁽¹⁾	_	_	_	_	—		_	T5G ⁽¹⁾ SMTWIN2 ⁽¹⁾	_	—	—	-		IOCB4	—

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTX pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTX pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

QĬ	28-Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I ² C)	EUSART	DSM	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RB5	26	23	ANB5	—	—			—			T1G ⁽¹⁾ SMTSIG2 ⁽¹⁾	CCP3 ⁽¹⁾		—	_		IOCB5	—
RB6	27	24	ANB6	-	_			-		-	—	-		CLCIN2 ⁽¹⁾	Ι		IOCB6	ICSPCLK
RB7	28	25	ANB7	—	DAC1OUT2	_	—	—	_	_	T6IN ⁽¹⁾	_	_	CLCIN3 ⁽¹⁾		_	IOCB7	ICSPDAT
RC0	11	8	ANC0	_	—	_	_	_	_	—	T1CKI ⁽¹⁾ T3CKI ⁽¹⁾ T3G ⁽¹⁾ SMTWIN1 ⁽¹⁾	_	—	—	_	_	IOCC0	SOSCO
RC1	12	9	ANC1	-	_			-			SMTSIG1 ⁽¹⁾	CCP2 ⁽¹⁾		—	Ι	-	IOCC1	SOSCI
RC2	13	10	ANC2	-	_			—		-	T5CKI ⁽¹⁾	CCP1 ⁽¹⁾		—			IOCC2	—
RC3	14	11	ANC3	—	_	_		SCL1 ^(3,4) SCK1 ⁽¹⁾	-	_	T2IN ⁽¹⁾	-	_	—	Ι		IOCC3	—
RC4	15	12	ANC4	—	—			SDA1 ^(3,4) SDI1 ⁽¹⁾		_	—		_	—	Ι		IOCC4	—
RC5	16	13	ANC5	_	_		l	—	l		T4IN ⁽¹⁾			—	-		IOCC5	—
RC6	17	14	ANC6	-	_			—	CK(3)	_	—	_	_	—	Ι		IOCC6	—
RC7	18	15	ANC7	—	—	_		—	RX ⁽¹⁾ DT ⁽³⁾	_	_	_	_	—	_		IOCC7	—
RE3	1	26	—	—	_			_			—			—	-		IOCE3	MCLR VPP
Vdd	20	17	—	—	—	-	_	—	_	_	—	—	_	—	—	_	—	—
Vss	8, 19	5, 16	—	—	—	_	—	_	_	_	—	—	_	—	—	—	—	—

TABLE 2: 28-PIN ALLOCATION TABLE (PIC16(L)F18854) (CONTINUED)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTX pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTX pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

TABLE 2: 28-PIN ALLOCATION TABLE (PIC16(L)F18854) (CONTINUED)

Q	28-Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I ² C)	EUSART	WSQ	Timers/SMT	CCP and PWM	ЭМЭ	CLC	OON	Clock Reference (CLKR)	Interrupt-on-Change	Basic
OUT ⁽²⁾		_	ADGRDA ADGRDB	_		C1OUT C2OUT	_	SDO1 SCK1 SDO2 SCK2	TX/ CK ⁽³⁾ DT ⁽³⁾	DSM	TMR0	CCP1 CCP2 CCP3 CCP4 CCP5 PWM60UT PWM70UT	CWG1A CWG1B CWG1C CWG1D CWG2A CWG2B CWG2C CWG2D CWG3A CWG3B CWG3C CWG3D	CLC10UT CLC20UT CLC30UT CLC40UT	NCO	CLKR	_	_

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTX pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTX pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels.; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMbus input buffer thresholds.

Table of Contents

Pin D	Diagrams	4
Pin A	Nocation Tables	6
1.0	Device Overview	
2.0	Enhanced Mid-Range CPU	
3.0	Memory Organization	
4.0	Device Configuration	
5.0	Resets	
6.0	Oscillator Module (with Fail-Safe Clock Monitor)	
7.0	Interrupts	
8.0	Power-Saving Operation Modes	
9.0	Windowed Watchdog Timer (WWDT)	
10.0	Nonvolatile Memory (NVM) Control	
11.0		
	I/O Ports	
	Peripheral Pin Select (PPS) Module	
	Peripheral Module Disable	
	Interrupt-On-Change	
16.0	Fixed Voltage Reference (FVR)	
	Temperature Indicator Module Comparator Module	
	Pulse-Width Modulation (PWM) Complementary Waveform Generator (CWG) Module	
20.0	Zero-Cross Detection (ZCD) Module	
21.0	Configurable Logic Cell (CLC)	270 291
	Analog-to-Digital Converter With Computation (ADC2) Module	
	Numerically Controlled Oscillator (NCO) Module	
	5-Bit Digital-to-Analog Converter (DAC1) Module	
26.0	Data Signal Modulator (DSM) Module	351
	Timer0 Module	
	Timer1/3/5 Module with Gate Control	
	Timer2/4/6 Module	
	Capture/Compare/PWM Modules	
	Host Synchronous Serial Port (MSSP) Modules	
	Signal Measurement Timer (SMT)	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	Reference Clock Output Module	
35.0	In-Circuit Serial Programming™ (ICSP™)	545
	Instruction Set Summary	
37.0	Electrical Specifications	561
	DC and AC Characteristics Graphs and Charts	
39.0	Development Support	607
	Packaging Information	
	ndix A: Data Sheet Revision History	
	Nicrochip WebSite	
	omer Change Notification Service	
	omer Support	
Produ	uct Identification System	624

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

The PIC16(L)F18854 are described within this data sheet. The PIC16(L)F18854 devices are available in 28-pin SPDIP, SSOP, SOIC, and UQFN packages. Figure 1-1 shows a block diagram of the PIC16(L)F18854 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16(L)F18854					
Analog-to-Digital Converter with Computation	tion (ADC ²)	•					
Cyclic Redundancy Check (CRC)		•					
Digital-to-Analog Converter (DAC)		•					
Fixed Voltage Reference (FVR)		٠					
Enhanced Universal Synchronous/Asynchronous Receiver/ Transmitter (EUSART1)							
Digital Signal Modulator (DSM)		•					
Numerically Controlled Oscillator (NCO1)		٠					
Temperature Indicator		٠					
Zero-Cross Detect (ZCD)		•					
Capture/Compare/PWM (CCP/ECCP) Mod	dules						
	CCP1	•					
	CCP2	٠					
	CCP3	•					
	CCP4	•					
	CCP5	٠					
Comparators							
	C1	•					
	C2	•					
Configurable Logic Cell (CLC)	CLC1						
	CLC2	•					
	CLC2	•					
	CLC4						
Complementary Waveform Generator (CW0	1	•					
	CWG1	•					
	CWG2	•					
	CWG3	•					
Host Synchronous Serial Ports	1 - 1						
	MSSP1	•					
	MSSP2	•					
Pulse-Width Modulator (PWM)							
	PWM6	•					
	PWM7	•					
Signal Measure Timer (SMT)							
	SMT1	•					
	SMT2	•					

TABLE 1-1:DEVICE PERIPHERAL
SUMMARY (CONTINUED)

Peripheral		PIC16(L)F18854
Timers		
	Timer0	•
	Timer1	•
	Timer2	•
	Timer3	•
	Timer4	•
	Timer5	•
	Timer6	•

1.1 Register and Bit naming conventions

1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

1.1.2 BIT NAMES

There are two variants for bit names:

- · Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

Example 2:

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

1.1.3 REGISTER AND BIT NAMING EXCEPTIONS


1.1.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP



- **Note 1:** See applicable chapters for more information on peripherals.
 - 2: See Table 1-1 for peripherals available on specific devices.
 - 3: See Table 2-1.

TABLE 1-2: PIC16F18854 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 ⁽¹⁾ /	RA0	TTL/ST	CMOS/OD	General purpose I/O.
IOCA0	ANA0	AN	—	ADC Channel A0 input.
	C1IN0-	AN	—	Comparator negative input.
	C2IN0-	AN	—	Comparator negative input.
	CLCIN0 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA0	TTL/ST	—	Interrupt-on-change input.
RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 ⁽¹⁾ /	RA1	TTL/ST	CMOS/OD	General purpose I/O.
IOCA1	ANA1	AN	—	ADC Channel A1 input.
	C1IN1-	AN	—	Comparator negative input.
	C2IN1-	AN	—	Comparator negative input.
	CLCIN1 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA1	TTL/ST	—	Interrupt-on-change input.
RA2/ANA2/C1IN0+/C2IN0+/VREF-/	RA2	TTL/ST	CMOS/OD	General purpose I/O.
DAC1OUT1/IOCA2	ANA2	AN	—	ADC Channel A2 input.
	C1IN0+	AN	—	Comparator positive input.
	C2IN0+	AN	—	Comparator positive input.
	VREF-	AN	—	External ADC and/or DAC negative reference input.
	DAC1OUT1	—	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	—	Interrupt-on-change input.
RA3/ANA3/C1IN1+/VREF+/MDCARL ⁽¹⁾ /	RA3	TTL/ST	CMOS/OD	General purpose I/O.
IOCA3	ANA3	AN	—	ADC Channel A3 input.
	C1IN1+	AN	—	Comparator positive input.
	VREF+	AN	—	External ADC and/or DAC positive reference input.
	MDCARL ⁽¹⁾	TTL/ST	—	Modular Carrier input 1.
	IOCA3	TTL/ST	—	Interrupt-on-change input.
RA4/ANA4/MDCARH ⁽¹⁾ /T0CKI ⁽¹⁾ / CCP5 ⁽¹⁾ /IOCA4	RA4	TTL/ST	CMOS/OD	General purpose I/O.
	ANA4	AN	—	ADC Channel A4 input.
	MDCARH ⁽¹⁾	TTL/ST	—	Modular Carrier input 2.
	T0CKI ⁽¹⁾	TTL/ST	_	Timer0 clock input.
	CCP5 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM5 (default input location for capture function).
	IOCA4	TTL/ST	—	Interrupt-on-change input.

egend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open-Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I²C = Schmitt Trigger input with I²C HV = High Voltage XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TABLE 1-2:	PIC16F18854 PINOUT DESCRIPTION (CONTINUED)	
------------	----------------------------------	------------	--

Name	Function	Input Type	Output Type	Description
RA5/ANA5/SS1 ⁽¹⁾ /MDSRC ⁽¹⁾ /IOCA5	RA5	TTL/ST	CMOS/OD	General purpose I/O.
	ANA5	AN	_	ADC Channel A5 input.
	SS1 ⁽¹⁾	TTL/ST	_	MSSP1 SPI client select input.
	MDSRC ⁽¹⁾	TTL/ST	_	Modulator Source input.
	IOCA5	TTL/ST	_	Interrupt-on-change input.
RA6/ANA6/OSC2/CLKOUT/IOCA6	RA6	TTL/ST	CMOS/OD	General purpose I/O.
	ANA6	AN	_	ADC Channel A6 input.
	OSC2	_	XTAL	External Crystal/Resonator (LP, XT, HS modes) driver output.
	CLKOUT	_	CMOS/OD	Fosc/4 digital output (in non-crystal/resonator modes).
	IOCA6	TTL/ST	_	Interrupt-on-change input.
RA7/ANA7/OSC1/CLKIN/IOCA7	RA7	TTL/ST	CMOS/OD	General purpose I/O.
	ANA7	AN	-	ADC Channel A7 input.
	OSC1	XTAL	-	External Crystal/Resonator (LP, XT, HS modes) driver input.
	CLKIN	TTL/ST	_	External digital clock input.
	IOCA7	TTL/ST	_	Interrupt-on-change input.
RB0/ANB0/C2IN1+/ZCD/SS2 ⁽¹⁾ / CCP4 ⁽¹⁾ /CWG1IN ⁽¹⁾ /INT ⁽¹⁾ /IOCB0	RB0	TTL/ST	CMOS/OD	General purpose I/O.
CCP4 ⁽ "/CWG1IN ⁽ "/INT ⁽ "/IOCB0	ANB0	AN	-	ADC Channel B0 input.
	C2IN1+	AN	-	Comparator positive input.
	ZCD	AN	AN	Zero-cross detect input pin.
	SS2 ⁽¹⁾	TTL/ST	-	MSSP2 SPI client select input.
	CCP4 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM4 (default input location for capture function).
	CWG1IN ⁽¹⁾	TTL/ST	_	Complementary Waveform Generator 1 input.
	INT ⁽¹⁾	TTL/ST	-	External interrupt request input.
	IOCB0	TTL/ST	_	Interrupt-on-change input.
RB1/ANB1/C1IN3-/C2IN3-/SCL2 ^(3,4) / SCK2 ⁽¹⁾ /CWG2IN ⁽¹⁾ /IOCB1	RB1	TTL/ST	CMOS/OD	General purpose I/O.
SCK2(*//CWG2IN(*//IOCB1	ANB1	AN	_	ADC Channel B1 input.
	C1IN3-	AN	_	Comparator negative input.
	C2IN3-	AN	_	Comparator negative input.
	SCL2 ^(3,4)	l ² C/ SMBus	OD	MSSP2 I ² C clock input/output.
	SCK2 ⁽¹⁾	TTL/ST	CMOS/OD	MSSP2 SPI serial clock (default input location, SCK2 is a PPS remappable input and output).
	CWG2IN ⁽¹⁾	TTL/ST	—	Complementary Waveform Generator 2 input.
	IOCB1	TTL/ST	_	Interrupt-on-change input.

Note 1:

Legend: AN = Analog input or output TTL = TTL compatible input

CMOS = CMOS compatible input or output = Schmitt Trigger input with CMOS levels ST = Crystal levels XTAL

l²C Schmitt Trigger input with I²C

= High Voltage ΗV

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal. All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3. 2:

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TABLE 1-2 :	PIC16F18854 PINOUT DESCRIPTION (C	CONTINUED)
--------------------	-----------------------------------	------------

Name	Function	Input Type	Output Type	Description
RB2/ANB2/SDA2 ^(3,4) /SDI2 ⁽¹⁾ / CWG3IN ⁽¹⁾ /IOCB2	RB2	TTL/ST	CMOS/OD	General purpose I/O.
	ANB2	AN	—	ADC Channel B2 input.
	SDA2 ^(3,4)	l ² C/ SMBus	OD	MSSP2 I ² C serial data input/output.
	SDI2 ⁽¹⁾	TTL/ST	-	MSSP2 SPI serial data input.
	CWG3IN ⁽¹⁾	TTL/ST	—	Complementary Waveform Generator 3 input.
	IOCB2	TTL/ST	—	Interrupt-on-change input.
RB3/ANB3/C1IN2-/C2IN2-/IOCB3	RB3	TTL/ST	CMOS/OD	General purpose I/O.
	ANB3	AN	—	ADC Channel B3 input.
	C1IN2-	AN	_	Comparator negative input.
	C2IN2-	AN	_	Comparator negative input.
	IOCB3	TTL/ST	-	Interrupt-on-change input.
RB4/ANB4/ADCACT ⁽¹⁾ /T5G ⁽¹⁾ / SMTWIN2 ⁽¹⁾ /IOCB4	RB4	TTL/ST	CMOS/OD	General purpose I/O.
SMTWIN2 ^{(*//} IOCB4	ANB4	AN	_	ADC Channel B4 input.
	ADCACT ⁽¹⁾	TTL/ST	_	ADC Auto-Conversion Trigger input.
	T5G ⁽¹⁾	TTL/ST	—	Timer5 gate input.
	SMTWIN2 ⁽¹⁾	TTL/ST	_	Signal Measurement Timer 2 (SMT2) window input.
	IOCB4	TTL/ST	_	Interrupt-on-change input.
RB5/ANB5/T1G ⁽¹⁾ /SMTSIG2 ⁽¹⁾ / CCP3 ⁽¹⁾ /IOCB5	RB5	TTL/ST	CMOS/OD	General purpose I/O.
CCP3 ^(*) /IOCB5	ANB5	AN	—	ADC Channel B5 input.
	T1G ⁽¹⁾	TTL/ST	_	Timer1 gate input.
	SMTSIG2 ⁽¹⁾	TTL/ST	-	Signal Measurement Timer 2 (SMT2) signal input.
	CCP3 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM3 (default input location for capture function).
	IOCB5	TTL/ST	—	Interrupt-on-change input.
RB6/ANB6/CLCIN2 ⁽¹⁾ /IOCB6/ICSPCLK	RB6	TTL/ST	CMOS/OD	General purpose I/O.
	ANB6	AN	-	ADC Channel B6 input.
	CLCIN2 ⁽¹⁾	TTL/ST	-	Configurable Logic Cell source input.
	IOCB6	TTL/ST	-	Interrupt-on-change input.
	ICSPCLK	ST	_	In-Circuit Serial Programming™ and debugging clock inpu

 Legend:
 AN
 = Analog input or output
 CMOS
 = CMOS compatible input or output
 OD
 = Open-Drain

 TTL
 = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

 HV
 = High Voltage
 XTAL
 = Crystal levels
 I²C
 = Schmitt Trigger input with I²C

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Name	Function	Input Type	Output Type	Description
RB7/ANB7/DAC1OUT2/T6IN ⁽¹⁾ / CLCIN3 ⁽¹⁾ /IOCB7/ICSPDAT	RB7	TTL/ST	CMOS/OD	General purpose I/O.
CLCIN3 ^{(*/} IUCB7/ICSPDAT	ANB7	AN	_	ADC Channel B7 input.
	DAC1OUT2	—	AN	Digital-to-Analog Converter output.
	T6IN ⁽¹⁾	TTL/ST	_	Timer6 external digital clock input.
	CLCIN3 ⁽¹⁾	TTL/ST	_	Configurable Logic Cell source input.
	IOCB7	TTL/ST	_	Interrupt-on-change input.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ and debugging data input/out- put.
RC0/ANC0/T1CKI(1)/T3CKI ⁽¹⁾ /T3G ⁽¹⁾ / SMTWIN1 ⁽¹⁾ /IOCC0/SOSCO	RC0	TTL/ST	CMOS/OD	General purpose I/O.
SMTWINT"/IUCCU/SUSCU	ANC0	AN	_	ADC Channel C0 input.
	T1CKI ⁽¹⁾	TTL/ST	_	Timer1 external digital clock input.
	T3CKI ⁽¹⁾	TTL/ST	_	Timer3 external digital clock input.
	T3G ⁽¹⁾	TTL/ST	_	Timer3 gate input.
	SMTWIN1 ⁽¹⁾	TTL/ST	_	Signal Measurement Timer1 (SMT1) input.
	IOCC0	TTL/ST	_	Interrupt-on-change input.
	SOSCO	—	AN	32.768 kHz secondary oscillator crystal driver output.
RC1/ANC1/SMTSIG1 ⁽¹⁾ /CCP2 ⁽¹⁾ /	RC1	TTL/ST	CMOS/OD	General purpose I/O.
IOCC1/SOSCI	ANC1	AN	_	ADC Channel C1 input.
	SMTSIG1 ⁽¹⁾	TTL/ST	_	Signal Measurement Timer1 (SMT1) signal input.
	CCP2 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM2 (default input location for capture function).
	IOCC1	TTL/ST	-	Interrupt-on-change input.
	SOSCI	AN	-	32.768 kHz secondary oscillator crystal driver input.
RC2/ANC2/T5CKI ⁽¹⁾ /CCP1 ⁽¹⁾ /IOCC2	RC2	TTL/ST	CMOS/OD	General purpose I/O.
	ANC2	AN	-	ADC Channel C2 input.
	T5CKI ⁽¹⁾	TTL/ST	_	Timer5 external digital clock input.
	CCP1 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM1 (default input location for capture function).
	IOCC2	TTL/ST	-	Interrupt-on-change input.
RC3/ANC3/SCL1 ^(3,4) /SCK1 ⁽¹⁾ /T2IN ⁽¹⁾ / IOCC3	RC3	TTL/ST	CMOS/OD	General purpose I/O.
0003	ANC3	AN	-	ADC Channel C3 input.
	SCL1 ^(3,4)	l ² C/ SMBus	OD	MSSP1 I ² C clock input/output.
	SCK1 ⁽¹⁾	TTL/ST	CMOS/OD	MSSP1 SPI clock input/output (default input location, SCK1 is PPS remappable input and output).
	T2IN ⁽¹⁾	TTL/ST	_	Timer2 external input.
	IOCC3	TTL/ST		Interrupt-on-change input.

TABLE 1-2: PIC16F18854 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

= Schmitt Trigger input with I²C

XTAL = Crystal levels l²C

HV = High Voltage

This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx Note 1: pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

Name	Function	Input Type	Output Type	Description
RC4/ANC4/SDA1 ^(3,4) /SDI1 ⁽¹⁾ /IOCC4	RC4	TTL/ST	CMOS/OD	General purpose I/O.
	ANC4	AN	_	ADC Channel C4 input.
	SDA1 ^(3,4)	l ² C/ SMBus	OD	MSSP1 I ² C serial data input/output.
	SDI1 ⁽¹⁾	TTL/ST	-	MSSP1 SPI serial data input.
	IOCC4	TTL/ST	-	Interrupt-on-change input.
RC5/ANC5/T4IN ⁽¹⁾ /IOCC5	RC5	TTL/ST	CMOS/OD	General purpose I/O.
	ANC5	AN	_	ADC Channel C5 input.
	T4IN ⁽¹⁾	TTL/ST	_	Timer4 external input.
	IOCC5	TTL/ST	_	Interrupt-on-change input.
RC6/ANC6/CK ⁽³⁾ /IOCC6	RC6	TTL/ST	CMOS/OD	General purpose I/O.
	ANC6	AN	_	ADC Channel C6 input.
	CK ⁽³⁾	TTL/ST	CMOS/OD	EUSART synchronous mode clock input/output.
	IOCC6	TTL/ST	_	Interrupt-on-change input.
RC7/ANC7/RX ⁽¹⁾ /DT ⁽³⁾ /IOCC7	RC7	TTL/ST	CMOS/OD	General purpose I/O.
	ANC7	AN	_	ADC Channel C7 input.
	RX ⁽¹⁾	TTL/ST	_	EUSART Asynchronous mode receiver data input.
	DT ⁽³⁾	TTL/ST	CMOS/OD	EUSART Synchronous mode data input/output.
	IOCC7	TTL/ST	_	Interrupt-on-change input.
RE3/IOCE3/MCLR/Vpp	RE3	TTL/ST	—	General purpose input only (when $\overline{\text{MCLR}}$ is disabled by the Configuration bit).
	IOCE3	TTL/ST	-	Interrupt-on-change input.
	MCLR	ST	—	Master clear input with internal weak pull up resistor.
	Vpp	HV	-	ICSP™ High-Voltage Programming mode entry input.
Vdd	Vdd	Power	_	Positive supply voltage input.

TABLE 1-2: PIC16F18854 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output TTL = TTL compatible input HV = High Voltage
 CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels
 OD = Open-Drain I²C = Schmitt Trigger input with I²C

 Note
 1:
 This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.
 0D = Open-Drain I²C = Schmitt Trigger input with I²C

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options 2: as described in Table 13-3

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TABLE 1-2: PIC1	SF18854 PINOUT DESCRIPTION (CONTINUED)
-----------------	---

Name	Function	Input Type	Output Type	Description
/ss	Vss	Power	_	Ground reference.
)UT ⁽²⁾	ADGRDA	—	CMOS/OD	ADC Guard Ring A output.
	ADGRDB	—	CMOS/OD	ADC Guard Ring B output.
	C1OUT	-	CMOS/OD	Comparator 1 output.
	C2OUT	-	CMOS/OD	Comparator 2 output.
	SDO1	-	CMOS/OD	MSSP1 SPI serial data output.
	SCK1	-	CMOS/OD	MSSP1 SPI serial clock output.
	SDO2	-	CMOS/OD	MSSP2 SPI serial data output.
	SCK2	-	CMOS/OD	MSSP2 SPI serial clock output.
	ТХ	-	CMOS/OD	EUSART Asynchronous mode transmitter data output.
	СК ⁽³⁾	-	CMOS/OD	EUSART Synchronous mode clock output.
	DT ⁽³⁾	—	CMOS/OD	EUSART Synchronous mode data output.
	DSM	-	CMOS/OD	Data Signal Modulator output.
	TMR0	_	CMOS/OD	Timer0 output.
	CCP1	—	CMOS/OD	Capture/Compare/PWM1 output (compare/PWM functions).
	CCP2	-	CMOS/OD	Capture/Compare/PWM2 output (compare/PWM functions).
	CCP3	—	CMOS/OD	Capture/Compare/PWM3 output (compare/PWM functions).
	CCP4	—	CMOS/OD	Capture/Compare/PWM4 output (compare/PWM functions).
	CCP5	—	CMOS/OD	Capture/Compare/PWM5 output (compare/PWM functions).
	PWM6OUT	—	CMOS/OD	PWM6 output.
	PWM7OUT	-	CMOS/OD	PWM7 output.
	CWG1A	—	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	-	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	—	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	-	CMOS/OD	Complementary Waveform Generator 1 output D.
	CWG2A	—	CMOS/OD	Complementary Waveform Generator 2 output A.
	CWG2B	-	CMOS/OD	Complementary Waveform Generator 2 output B.
	CWG2C	-	CMOS/OD	Complementary Waveform Generator 2 output C.
	CWG2D	—	CMOS/OD	Complementary Waveform Generator 2 output D.
	CWG3A	_	CMOS/OD	Complementary Waveform Generator 3 output A.
	CWG3B	_	CMOS/OD	Complementary Waveform Generator 3 output B.

Note

= Schmitt Trigger input with CMOS levels HV = High Voltage XTAL = Crystal levels This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal. 1:

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3. 2:

1²C

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and

PPS output registers. These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., R45) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TTL = TTL compatible input

ST

= Schmitt Trigger input with I²C

TABLE 1-2 :	PIC16F18854 PINOUT DESCRIPTION (CONTINUED)
--------------------	--

Name	Function	Input Type	Output Type	Description
OUT ⁽²⁾	CWG3C	—	CMOS/OD	Complementary Waveform Generator 3 output C.
	CWG3D	_	CMOS/OD	Complementary Waveform Generator 3 output D.
	CLC10UT	_	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	_	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	_	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	_	CMOS/OD	Configurable Logic Cell 4 output.
	NCO1	_	CMOS/OD	Numerically Controller Oscillator output.
	CLKR	_	CMOS/OD	Clock Reference module output.
Legend: AN = Analog input or outp	ut CMOS =		mpatible input or	

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.


2.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16-levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and

FIGURE 2-1: CORE BLOCK DIAGRAM

Relative Addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set



2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"** for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See Section 3.4 "Stack" for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.5 "Indirect Addressing" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 36.0 "Instruction Set Summary**" for more details.

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Program Flash Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM
 - Data EEPROM Memory

The following features are associated with access and control of program memory and data memory:


- PCL and PCLATH
- Stack
- Indirect Addressing
- NVMREG access

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Size (Words)	Last Program Memory Address
PIC16(L)F18854	4096	0FFFh

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3	-1: RETI	
constants		
BRW		;Add Index in W to
		;program counter to
		;select data
RETLW D	ATA0	;Index0 data
RETLW D	ATA1	;Index1 data
RETLW D	ATA2	
RETLW D	ATA3	
my_function	1	
;… LOTS	OF CODE	
MOVLW	DATA_IN	DEX
call co	nstants	
; THE	CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, the older table read method must be used because the BRW instruction is not available in some devices.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit 7 if a label points to a location in the program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATA0	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	DATA3		
my_functi	on		
; LO	IS OF CODE.		
MOVLW	LOW cons	tants	
MOVWF	FSR1L		
MOVLW	HIGH con	stants	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
;THE PROG	RAM MEMORY	IS IN W	

3.2 Data Memory Organization

The data memory is partitioned into 32 memory banks with 128 bytes in each bank. Each bank consists of (Figure 3-2):

- · 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.5 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-10.

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
x0Bh or x8Bh	INTCON

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (refer to Section 3.0 "Memory Organization").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
	—		TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-Out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-Down bit
	1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order

bit of the source register.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2 "Linear Data Memory"** for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps are as shown in Table 3-3 through Table 3-11.

TABLE 3-3: PIC16(L)F18854 MEMORY MAP BANK 0-7

= Unimplemented data memory locations, read as '0'.

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	ADRESL	10Ch	ADCNT	18Ch	SSP1BUF	20Ch	TMR1L	28Ch	T2TMR	30Ch	CCPR1L	38Ch	PWM6DCL
00Dh	PORTB	08Dh	ADRESH	10Dh	ADRPT	18Dh	SSP1ADD	20Dh	TMR1H	28Dh	T2PR	30Dh	CCPR1H	38Dh	PWM6DCH
00Eh	PORTC	08Eh	ADPREVL	10Eh	ADLTHL	18Eh	SSP1MSK	20Eh	T1CON	28Eh	T2CON	30Eh	CCP1CON	38Eh	PWM6CON
00Fh	—	08Fh	ADPREVH	10Fh	ADLTHH	18Fh	SSP1STAT	20Fh	T1GCON	28Fh	T2HLT	30Fh	CCP1CAP	38Fh	—
010h	PORTE	090h	ADACCL	110h	ADUTHL	190h	SSP1CON1	210h	T1GATE	290h	T2CLKCON	310h	CCPR2L	390h	PWM7DCL
011h	TRISA	091h	ADACCH	111h	ADUTHH	191h	SSP1CON2	211h	T1CLK	291h	T2RST	311h	CCPR2H	391h	PWM7DCH
012h	TRISB	092h	—	112h	ADSTPTL	192h	SSP1CON3	212h	TMR3L	292h	T4TMR	312h	CCP2CON	392h	PWM7CON
013h	TRISC	093h	ADCON0	113h	ADSTPTH	193h	—	213h	TMR3H	293h	T4PR	313h	CCP2CAP	393h	—
014h	—	094h	ADCON1	114h	ADFLTRL	194h	—	214h	T3CON	294h	T4CON	314h	CCPR3L	394h	—
015h	—	095h	ADCON2	115h	ADFLTRH	195h	—	215h	T3GCON	295h	T4HLT	315h	CCPR3H	395h	—
016h	LATA	096h	ADCON3	116h	ADERRL	196h	SSP2BUF	216h	T3GATE	296h	T4CLKCON	316h	CCP3CON	396h	—
017h	LATB	097h	ADSTAT	117h	ADERRH	197h	SSP2ADD	217h	T3CLK	297h	T4RST	317h	CCP3CAP	397h	—
018h	LATC	098h	ADCLK	118h	—	198h	SSP2MSK	218h	TMR5L	298h	T6TMR	318h	CCPR4L	398h	—
019h	—	099h	ADACT	119h	RC1REG	199h	SSP2STAT	219h	TMR5H	299h	T6PR	319h	CCPR4H	399h	—
01Ah	—	09Ah	ADREF	11Ah	TX1REG	19Ah	SSP2CON1	21Ah	T5CON	29Ah	T6CON	31Ah	CCP4CON	39Ah	—
01Bh	—	09Bh	ADCAP	11Bh	SP1BRGL	19Bh	SSP2CON2	21Bh	T5GCON	29Bh	T6HLT	31Bh	CCP4CAP	39Bh	—
01Ch	TMR0L	09Ch	ADPRE	11Ch	SP1BRGH	19Ch	SSP2CON3	21Ch	T5GATE	29Ch	T6CLKCON	31Ch	CCPR5L	39Ch	—
01Dh	TMR0H	09Dh	ADACQ	11Dh	RC1STA	19Dh	—	21Dh	T5CLK	29Dh	T6RST	31Dh	CCPR5H	39Dh	—
01Eh	T0CON0	09Eh	ADPCH	11Eh	TX1STA	19Eh	—	21Eh	CCPTMRS0	29Eh	—	31Eh	CCP5CON	39Eh	—
01Fh	T0CON1	09Fh	_	11Fh	BAUD1CON	19Fh	—	21Fh	CCPTMRS1	29Fh	—	31Fh	CCP5CAP	39Fh	—
020h		0A0h		120h		1A0h		220h		2A0h		320h	General Purpose	3A0h	
													Register		
			General	32Fh	48 Bytes										
	. .		Purpose	-	- ,		Unimplemented								
	General		Register	330h			Read as '0'								
	Purpose		80 Bytes		Unimplemented										
	Register 96 Bytes												Read as '0'		
	50 Dytes	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
		0F0h	Common RAM	170h	Common RAM	1F0h	Common RAM	270h	Common RAM	2F0h	Common RAM	370h	Common RAM	3F0h	Common RAM
			(Accesses		(Accesses										
07Fh		0FFh	70h – 7Fh)	17Fh	70h – 7Fh)	1FFh	70h – 7Fh)	27Fh	70h – 7Fh)	2FFh	70h – 7Fh)	37Fh	70h – 7Fh)	3FFh	70h – 7Fh)

PIC16(L)F18854

Legend:

TABLE 3-4:PIC16F18854 MEMORY MAP BANK 8-15

BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
	480h		500h		580h		600h		680h		700h		780h	
Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
	48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
SCANLADRL	48Ch	SMT1TMRL	50Ch	SMT2TMRL	58Ch	NCO1ACCL	60Ch	CWG1CLKCON	68Ch	CWG3CLKCON	70Ch	PIR0	78Ch	—
SCANLADRH	48Dh	SMT1TMRH	50Dh		58Dh		60Dh	• · · • · · • · ·	68Dh	CWG3ISM	70Dh		78Dh	—
SCANHADRL	48Eh	SMT1TMRU	50Eh	SMT2TMRU	58Eh	NCO1ACCU	60Eh	CWG1DBR	68Eh	CWG3DBR	70Eh	PIR2	78Eh	—
SCANHADRH	48Fh	SMT1CPRL	50Fh	SMT2CPRL	58Fh	NCO1INCL	60Fh	CWG1DBF	68Fh	CWG3DBF	70Fh	PIR3	78Fh	—
SCANCON0	490h	SMT1CPRH	510h	SMT2CPRH	590h	NCO1INCH	610h	CWG1CON0	690h	CWG3CON0	710h		790h	—
SCANTRIG	491h	SMT1CPRU	511h	SMT2CPRU	591h	NCO1INCU	611h	CWG1CON1	691h	CWG3CON1	711h	PIR5	791h	—
—	492h	-	512h	-	592h		612h		692h		712h		792h	—
—	493h	-	513h	-	593h	NCO1CLK	613h	CWG1AS1	693h	CWG3AS1	713h		793h	—
—	494h		514h		594h	_	614h	CWG1STR	694h	CWG3STR	714h	PIR8	794h	—
_	495h		515h		595h	_	615h	—	695h	_	715h	_	795h	—
	496h		516h		596h	_	616h		696h	—	716h		796h	PMD0
	497h		517h	-		-	617h		697h	—	717h		797h	PMD1
	498h		518h		598h	-	618h		698h	—	718h		798h	PMD2
	499h		519h		599h	—	619h		699h	—	719h	-	799h	PMD3
	49Ah		51Ah		59Ah	—	61Ah		69Ah	—	71Ah		79Ah	PMD4
CRCSHIFTH	49Bh	-	51Bh	-	59Bh	_	61Bh	CWG2CON1	69Bh	_	71Bh	-	79Bh	PMD5
CRCXORL	49Ch		51Ch	-	59Ch	-	61Ch	CWG2AS0	69Ch	—	71Ch	=	79Ch	—
CRCXORH	49Dh	SMT1WIN	51Dh	SMT2WIN	59Dh	—	61Dh		69Dh	—	71Dh	=.	79Dh	_
	49Eh	—	51Eh	—	59Eh	—	61Eh	CWG2STR	69Eh	—	71Eh	PIE8	79Eh	—
CRCCON1	49Fh	—	51Fh	—	59Fh	—	61Fh	—	69Fh	—	71Fh	—	79Fh	—
	4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
														Unimplemented
Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
Common RAM	4⊢0n	Common RAM	570n	Common RAM	SFUN	Common RAM	670n	Common RAM	o⊢∪h	Common RAM	//Un	Common RAM	7FUN	Common RAM
Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
70h – 7Fh	4FFh	70h – 7Fh	57Fh	70h – 7Fh	5FFh	70h – 7Fh	67Fh	70h – 7Fh	6FFh	70h – 7Fh	77Fh	70h – 7Fh	7FFh	70h – 7Fh
	Core Registers (Table 3-2) SCANLADRL SCANLADRH SCANCON0 SCANTRIG — — — — — — — — — — — — — — — — — — —	Core Registers (Table 3-2) 48Bh SCANLADRL SCANLADRL SCANLADRH SCANHADRL SCANHADRH SCANHADRH SCANHADRH SCANTRIG SCANTRIG M90h SCANTRIG M90h SCANTRIG M90h SCANTRIG M90h CRCDATL M90h CRCDATL M90h CRCACCL M90h CRCACCH M90h CRCSHIFTL CRCACCL M90h CRCSHIFTL M90h CRCSHIFTL M90h CRCSNIFTL M90h CRCSNIFTL M90h CRCSNIFTL M90h CRCCON1 M90h	Core Registers (Table 3-2)480hCore Registers (Table 3-2)SCANLADRL SCANLADRH480hSMT1TMRLSCANLADRH SCANHADRH480hSMT1TMRHSCANLADRH SCANHADRH485hSMT1TMRUSCANHADRH SCANTRIG491hSMT1CPRLSCANCON0 -490hSMT1CPRU-492hSMT1CPWL-493hSMT1CPWL-493hSMT1CPWH-493hSMT1CPWH-493hSMT1CPWL-495hSMT1PRLCRCDATL CRCCACL496hSMT1PRHCRCSHIFTL CRCXORH499hSMT1CON1CRCCON1 CRCCON149ChSMT1SIGCRCCON1 CRCCON149Fh-Unimplemented Read as '0'4EFh 4F0hUnimplemented Read as '0'Common RAM Accesses The ZFbCommon RAM AccessesCommon RAM Accesses	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h SCANLADRL 480h SMT1TMRL 50Ch SCANLADRL 48Ch SMT1TMRL 50Ch SCANLADRL 48Ch SMT1TMRL 50Ch SCANLADRL 48Ch SMT1TMRL 50Ch SCANLADRL 48Ch SMT1TMRL 50Ch SCANHADRL 48Fh SMT1CPRL 50Fh SCANLADRH 48Fh SMT1CPRL 510h SCANHADRH 48Fh SMT1CPRU 511h 492h SMT1CPWL 512h 493h SMT1CPWL 512h 493h SMT1PRL 515h 495h SMT1PRL 517h 496h SMT1CONU 518h CRCDATL 496h SMT1CONI 519h CRCACCL 498h SMT1CONI 519h CRCXORL 49Ch SMT1SIG 51Ch CRCXORL 49Ch SMT1SIG 51Ch CRCXORL 49Ch SMT1WIN 51Dh CRCXORL 49Ch SMT1SIG 51Ch CRCXORL 49Ch SMT1WIN 51Dh CRCCON1 49Fh	Core Registers (Table 3-2)480hCore Registers (Table 3-2)500hCore Registers (Table 3-2)SCANLADRL SCANLADRH48ChSMT1TMRL SMT1TMRH50ChSMT2TMRL SMT2TMRHSCANLADRH SCANHADRH48ChSMT1TMRH SMT1CPRL SCANHADRL50ChSMT2TMRH SMT2CPRL SMT2CPRLSCANLADRH SCANTRIG48FhSMT1CPRL SMT1CPRL50FhSMT2CPRH SMT2CPRLSCANLADRH SCANTRIG491hSMT1CPRL SMT1CPRU511hSMT2CPRU SMT2CPRU492hSMT1CPWL SMT1CPWL512hSMT2CPWU SMT2CPWL493hSMT1CPWU SMT1CPWU514hSMT2CPWU SMT2CPWL493hSMT1CPWU SMT1PRL516hSMT2CPWU SMT2PRH495hSMT1PRL SMT1PRL516hSMT2PRH SMT2CON0CRCDATL CRCACCL496hSMT1CON0 SMT1PRL518hSMT2CON0 SMT2CON1CRCACCL CRCXORL499hSMT1CLK SMT1STAT S1DhSMT2CIK SMT2SIGSMT2CIK SMT2SIGCRCCON1 CRCCON149Fh51Fh4A0h-51FhCRCCON1 Read as '0'4EFh 4A0h56Fh570hCommon RAM Accesses 70hCommon RAM Accesses 70hCommon RAM Accesses 70hCommon RAM Accesses 70hCommon RAM Accesses 70hCommon RAM Accesses 70h	Core Registers (Table 3-2)480hCore Registers (Table 3-2)500hCore Registers (Table 3-2)580hSCANLADRL SCANLADRH48ChSMT1TMRL SMT1TMRH50ChSMT2TMRL SMT2TMRH58ChSCANLADRH SCANHADRH48ChSMT1TMRH SMT1CPRH50ChSMT2TMRH SMT2TMRU58ChSCANLADRH SCANHADRH48ChSMT1TMRU SMT1CPRH50ChSMT2TMRH SMT2CPRL58ChSCANLADRH SCANHADRH48FhSMT1CPRH SMT1CPRH50ChSMT2CPRH SMT2CPRL590hSCANLADRH SCANTRIG491hSMT1CPRU SMT1CPRU511hSMT2CPRH SMT2CPRU591h492hSMT1CPWL SMT1CPWL512hSMT2CPWL SMT2CPWL592h493hSMT1CPWL SMT1PRL515hSMT2CPWL SMT2CPWL592h493hSMT1PRL SMT1PRL515hSMT2CPWL SMT2CPWL593h493hSMT1PRL SMT1PRL515hSMT2CPWL SMT2CPU593h496hSMT1PRL SMT1PRL515hSMT2CON0 SMT2CN1598hCRCDATL CRCXORH499hSMT1CON1 SMT1SIG518hSMT2CIK SMT2SIG59chCRCXORH Read as '0'49ChSMT1SIG S1Eh59FhUnimplemented Read as '0'4EFh56Fh5EFhCommon RAM Accesses Tob4EFh56Fh5EFhCommon RAM Accesses Tob70h7ChCommon RAM Accesses Tob56Fh	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Source Core Registers (Table 3-2) 500h Source Core (Table 3-	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h SCANLADRL 480h SMT1TMRL 500h SMT2TMRL 580h Core Registers (Table 3-2) 600h SCANLADRL 480h SMT1TMRL 500h SMT2TMRL 580h NC01ACCL 60Ch SCANHADRL 480h SMT1TMRU 500h SMT2TMRU 580h NC01ACCL 60Ch SCANHADRL 486h SMT1CPRL 50Fh SMT2CPRL 586h NC01INCL 60Ch SCANCON0 490h SMT1CPRU 511h SMT2CPRU 591h NC01INCU 610h SCANTRIG 491h SMT1CPRU 511h SMT2CPRU 591h NC01INCU 611h - 492h SMT1CPWL 512h SMT2CPWL 592h NC01CLK 613h - 493h SMT1CPWL 514h SMT2CPWL 593h - 616h CRCDATL 496h SMT1PRU 515h SMT2PRU 595h - 616h CRC	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h Core Registers (Table 3-2) SCANLADRL SCANLADRL SCANLADRH 480h SMT1TMRL SMT1TMRH 500h SMT2TMRL SODh 580h Core Registers (Table 3-2) 600h Core Registers (Table 3-2) SCANLADRH 480h SMT1TMRL SCANHADRH 500h SMT2TMRL SOFh 580h NC01ACCL SGAN 600h CWG1CLKCON (CWG1DBR SCANLADRH 480h SMT1TPRL SCANHADRH 50Fh SMT2TMRL SGAN 580h NC01ACCL SGAN 600h CWG1DBR SCANLADRH 480h SMT1CPRL SMT1CPRL 50Fh SMT2CPRL SGFh 587h NC01INCL SGFh 60Fh CWG1DBF SCANTRIG 491h SMT1CPRU 511h SMT2CPRU 591h NC01INCL SGFh 610h CWG1AS1 492h SMT1CPWL 512h SMT2CPWL 593h NC01CON 612h CWG1AS1 493h SMT1CPWL 513h SMT2CPWL 593h 615h 493h SMT1CPWL 512h SMT2CPWL 593h	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h 600h 60h	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h Core Registers (Table 3-2) <th< td=""><td>Core Registers (Table 3-2) 480h (Table 3-2) Core Registers (Table 3-2) 500h (Table 3-2) Core Registers (Table 3-2) 600h (Table 3-2) Core Registers (Table 3-2) 700h SCANLADRL SCANLADRL SCANLADRL SCANHADRL SC</td><td>Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h Core Registers (Table 3-2) 700h Core Registers (Table 3-2) SCANLADRH 48bh SMT1TMRH 500h SMT2TMRH 500h Soch NCO1ACCL 60ch 60ch CWG3LDR 60ch 68ch CWG3DER CWG3DER 70h PIR1 SCANLADRH 49th 3MT1CPRH 50h 50h SMT2TMRH 50h Soch NCO1INCL 61h 60h CWG3DER CWG3DER 60h CWG3DER CWG3CON1 70h PIR2 SCANLADRH 49th 51h SMT2CPRH 53h Soh NCO1CON 60h CWG3DER 60h CWG3DER 70h PIR2 SCANTADRL 49th 51h SMT2CPRU 59h N</td><td>Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 50h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 70h 70h <</td></th<>	Core Registers (Table 3-2) 480h (Table 3-2) Core Registers (Table 3-2) 500h (Table 3-2) Core Registers (Table 3-2) 600h (Table 3-2) Core Registers (Table 3-2) 700h SCANLADRL SCANLADRL SCANLADRL SCANHADRL SC	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 500h Core Registers (Table 3-2) 600h Core Registers (Table 3-2) 700h Core Registers (Table 3-2) SCANLADRH 48bh SMT1TMRH 500h SMT2TMRH 500h Soch NCO1ACCL 60ch 60ch CWG3LDR 60ch 68ch CWG3DER CWG3DER 70h PIR1 SCANLADRH 49th 3MT1CPRH 50h 50h SMT2TMRH 50h Soch NCO1INCL 61h 60h CWG3DER CWG3DER 60h CWG3DER CWG3CON1 70h PIR2 SCANLADRH 49th 51h SMT2CPRH 53h Soh NCO1CON 60h CWG3DER 60h CWG3DER 70h PIR2 SCANTADRL 49th 51h SMT2CPRU 59h N	Core Registers (Table 3-2) 480h Core Registers (Table 3-2) 50h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 60h Core Registers (Table 3-2) 70h 70h <

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-5:PIC16F18854 MEMORY MAP BANK 16-23

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23	
800h	Core Registers (Table 3-2)	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)	
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh		
80Ch	WDTCON0	88Ch	CPUDOZE	90Ch	FVRCON	98Ch	_	A0Ch		A8Ch		B0Ch		B8Ch		
80Dh	WDTCON1	88Dh	OSCCON1	90Dh	_	98Dh	_									
80Eh	WDTPSL	88Eh	OSCCON2	90Eh	DAC1CON0	98Eh	_									
80Fh	WDTPSH	88Fh	OSCCON3	90Fh	DAC1CON1	98Fh	CMOUT									
810h	WDTTMR	890h	OSCSTAT	910h	_	990h	CM1CON0									
811h	BORCON	891h	OSCEN	911h	_	991h	CM1CON1									
812h	VREGCON ⁽¹⁾	892h	OSCTUNE	912h	_	992h	CM1NSEL									
813h	PCON0	893h	OSCFRQ	913h	—	993h	CM1PSEL									
814h	(2)	894h	—	914h	—	994h	CM2CON0									
815h	—	895h	CLKRCON	915h	—	995h	CM2CON1									
816h	_	896h	CLKRCLK	916h	_	996h	CM2NSEL									
817h	_	897h	MDCON0	917h	_	997h	CM2PSEL		Unimplemented		Unimplemented		Unimplemented		Unimplemented	
818h	—	898h	MDCON1	918h	—	998h	—		Read as '0'							
819h	_	899h	MDSRC	919h	_	999h	—									
81Ah	NVMADRL	89Ah	MDCARL	91Ah	_	99Ah	—									
81Bh	NVMADRH	89Bh	MDCARH	91Bh	_	99Bh	—									
81Ch	NVMDATL	89Ch	_	91Ch	_	99Ch	—									
81Dh	NVMDATH	89Dh	_	91Dh	_	99Dh	—									
81Eh	NVMCON1	89Eh	—	91Eh	—	99Eh	—									
81Fh	NVMCON2	89Fh	_	91Fh	ZCDCON	99Fh	—									
820h		8A0h		920h		9A0h										
	Unimplemented Read as '0'															
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh		
870h	Common RAM	8F0h	Common RAM	970h	Common RAM	9F0h	Common RAM	A70h	Common RAM	AF0h	Common RAM	B70h	Common RAM	BF0h	Common RAM	
	Accesses															
87Fh	70h – 7Fh	8FFh	70h – 7Fh	97Fh	70h – 7Fh	9FFh	70h – 7Fh	A7Fh	70h – 7Fh	AFFh	70h – 7Fh	B7Fh	70h – 7Fh	BFFh	70h – 7Fh	

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: PIC16F18854 only.

2: Reserved, maintain as '0'.

TABLE 3-6:PIC16(L)F18854 MEMORY MAP BANK 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h C0Bh	Core Registers (Table 3-2)	C80h C8Bh	Core Registers (Table 3-2)	D00h D0Bh	Core Registers (Table 3-2)	D80h D8Bh	Core Registers (Table 3-2)	E00h E0Bh	Core Registers (Table 3-2)	E80h E8Bh	Core Registers (Table 3-2)	F00h F0Bh	Core Registers (Table 3-2)	F80h F8Bh	Core Registers (Table 3-2)
COCh	Unimplemented Read as '0'	C8Ch	Unimplemented Read as '0'	D0Ch	Unimplemented Read as '0'	D8Ch	Unimplemented Read as '0'	E0Ch	See Table 3-7 for register mapping details	E8Ch	See Table 3-8 for register mapping details	F0Ch	See Tables 3-9 for register mapping details	F8Ch FE3h FE4h FE5h FE7h FE8h FE9h FEAh FEBh FECh FECh FEFh	Unimplemented Read as '0' STATUS_SHAD WREG_SHAD BSR_SHAD PCLATH_SHAD FSR0L_SHAD FSR0L_SHAD FSR1L_SHAD FSR1L_SHAD FSR1L_SHAD FSR1H_SHAD
C70h C7Fh	Common RAM Accesses 70h – 7Fh	CF0h CFFh	Common RAM Accesses 70h – 7Fh	D70h D7Fh	Common RAM Accesses 70h – 7Fh	DF0h DFFh	Common RAM Accesses 70h – 7Fh	E70h E7Fh	Common RAM Accesses 70h – 7Fh	EF0h EFFh	Common RAM Accesses 70h – 7Fh	F70h F7Fh	Common RAM Accesses 70h – 7Fh	FF0h FFFh	Common RAM Accesses 70h – 7Fh

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-7: PIC16(L)F18854 MEMORY MAP, BANK 28

A
N
L
.0
.1
.2
.3
S0
61
62
53
N
L
.0
.1
.2
.3
S0
61
62
63
N
L
_0
_1
.2
.3
60
61
62
63

	Bank 28
E2Eh	CLC4CON
E2Fh	CLC4POL
E30h	CLC4SEL0
E31h	CLC4SEL1
E32h	CLC4SEL2
E33h	CLC4SEL3
E34h	CLC4GLS0
E35h	CLC4GLS1
E36h	CLC4GLS2
E37h	CLC4GLS3
E38h	
E6Fh	_

Legend:

= Unimplemented data memory locations, read as '0'.

TABLE 3-8:PIC16(L)F18854 MEMORY MAP, BANK 29

	Bank 29
E8Ch	—
E8Dh	_
E8Eh	_
E8Fh	PPSLOCK
E90h	INTPPS
E91h	T0CKIPPS
E92h	T1CKIPPS
E93h	T1GPPS
E94h	T3CKIPPS
E95h	T3GPPS
E96h	T5CKIPPS
E97h	T5GPPS
E98h	-
E99h	_
E9Ah	_
E9Bh	_
E9Ch	T2AINPPS
E9Dh	T4AINPPS
E9Eh	T6AINPPS
E9Fh	_
EA0h	_
EA1h	CCP1PPS
EA2h	CCP2PPS
EA3h	CCP3PPS
EA4h	CCP4PPS
EA5h	CCP5PPS
EA6h	_
EA7h	_
EA8h	_
EA9h	SMT1WINPPS
EAAh	SMT1SIGPPS
EABh	SMT2WINPPS
EACh	SMT2SIGPPS
EADh	_
EAEh	—
EAFh	—

,						
	Bank 29					
EB1h	CWG1PPS					
EB2h	CWG2PPS					
EB3h	CWG3PPS					
EB4h	_					
EB5h	_					
EB6h	_					
EB7h	-					
EB8h	MDCARLPPS					
EB9h	MDCARHPPS					
EBAh	MDSRCPPS					
EBBh	CLCIN0PPS					
EBCh	CLCIN1PPS					
EBDh	CLCIN2PPS					
EBEh	CLCIN3PPS					
EBFh	_					
EC0h	_					
EC1h	_					
EC2h	_					
EC3h	ADCACTPPS					
EC4h	_					
EC5h	SSP1CLKPPS					
EC6h	SSP1DATPPS					
EC7h	SSP1SSPPS					
EC8h	SSP2CLKPPS					
EC9h	SSP2DATPPS					
ECAh	SSP2SSPPS					
ECBh	RXPPS					
ECCh	TXPPS					
ECDh						
EEFh	_					

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-9: PIC16(L)F18854 MEMORY MAP, BANK 30

16(L)	6(L)F18854 MEN									
	Bank 30									
F0Ch	_									
F0Dh	—									
F0Eh	—									
F0Fh	—									
F10h	RA0PPS									
F11h	RA1PPS									
F12h	RA2PPS									
F13h	RA3PPS									
F14h	RA4PPS									
F15h	RA5PPS									
F16h	RA6PPS									
F17h	RA7PPS									
F18h	RB0PPS									
F19h	RB1PPS									
F1Ah	RB2PPS									
F1Bh	RB3PPS									
F1Ch	RB4PPS									
F1Dh	RB5PPS									
F1Eh	RB6PPS									
F1Fh	RB7PPS									
F20h	RC0PPS									
F21h	RC1PPS									
F22h	RC2PPS									
F23h	RC3PPS									
F24h	RC4PPS									
F25h	RC5PPS									
F26h	RC6PPS									
F27h	RC7PPS									
F28h										
	_									
F37h										
F38h	ANSELA									
F39h	WPUA									
F3Ah	ODCONA									
F3Bh	SLRCONA									
F3Ch	INLVLA									
F3Dh	IOCAP									
F3Eh	IOCAN									
F3Fh	IOCAF									
	-									

	Bank 30
F40h	(1)
F41h	(1)
F42h	_
F43h	ANSELB
F44h	WPUB
F45h	ODCONB
F46h	SLRCONB
F47h	INLVLB
F48h	IOCBP
F49h	IOCBN
F4Ah	IOCBF
F4Bh	(1)
F4Ch	(1)
F4Dh	_
F4Eh	ANSELC
F4Fh	WPUC
F50h	ODCONC
F51h	SLRCONC
F52h	INLVLC
F53h	IOCCP
F54h	IOCCN
F55h	IOCCF
F56h	(1)
F57h	(1)
F58h	
	_
F64h	
F65h	WPUE
F66h	_
F67h	_
F68h	INLVLE
F69h	IOCEP
F6Ah	IOCEN
F6Bh	IOCEF
F6Ch	_
FOR	_
F6Dh	
F6Dh F6Eh	—

Legend: = Unimplemented data memory locations, read as '0'.

Note 1: Reserved, maintain as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
All Banks	ll Banks											
000h	INDF0	Addressing physical re	g this location gister)	**** ****	**** ****							
001h	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									**** ****	
002h	PCL	Program Counter (PC) Least Significant Byte									0000 0000	
003h	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu	
004h	FSR0L	Indirect Da	ta Memory A		0000 0000	uuuu uuuu						
005h	FSR0H	Indirect Da	ta Memory A		0000 0000	0000 0000						
006h	FSR1L	Indirect Da	ta Memory A		0000 0000	uuuu uuuu						
007h	FSR1H	Indirect Data Memory Address 1 High Pointer									0000 0000	
008h	BSR	—	_	—	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000	
009h	WREG	Working Register								0000 0000	uuuu uuuu	
00Ah	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									-000 0000	
00Bh	INTCON	GIE	PEIE	—	_	_	_	_	INTEDG	001	001	

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (ALL BANKS)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations

unimplemented, read as '0'. Note 1: These Registers can be accessed from any bank

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0	•				•			•			
				c	CPU CORE REGIS	STERS; see Table	3-2 for specifics				
00Ch	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX	XXXX XXXX
00Dh	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	XXXX XXXX
00Eh	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	XXXX XXXX
00Fh	-		Unimplemented								
010h	PORTE	—	_	—	—	RE3	—	—	-	x	x
011h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
012h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
013h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
014h	—				U	nimplemented				-	-
015h	—				U	nimplemented				-	-
016h	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX XXXX	uuuu uuuu
017h	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXXX	uuuu uuuu
018h	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX	uuuu uuuu
019h	-				U	nimplemented				-	-
01Ah	-		Unimplemented								-
01Bh	_		Unimplemented								-
01Ch	TMR0L	Holding Regist	Holding Register for the Least Significant Byte of the 16-bit TMR0 Register								
01Dh	TMR0H	Holding Regist	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register								1111 1111
01Eh	T0CON0	T0EN	_	TOOUT	T016BIT		0-00 0000	0-00 0000			
01Fh	T0CON1	T0CS<2:0> T0ASYNC T0CKPS<3:0>								0000 0000	0000 0000

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

Register present on PIC16F18854 devices only. Note 1:

2: Unimplemented, read as '1'.

						NKS 0-31 (C		Т	r	Т	r
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 1			•								
				c	PU CORE REGIS	STERS; see Table	3-2 for specifics				
08Ch	ADRESL				ļ	ADRESL<7:0>				0000 0000	0000 0000
08Dh	ADRESH				A	DRESH<7:0>				0000 0000	0000 0000
08Eh	ADPREVL				A	DPREVL<7:0>				0000 0000	0000 0000
08Fh	ADPREVH				A	DPREVH<7:0>				0000 0000	0000 0000
090h	ADACCL				A	ADACCL<7:0>				XXXX XXXX	սսսս սսսս
091h	ADACCH				A	DACCH<7:0>				XXXX XXXX	սսսս սսսս
092h	—				U	Inimplemented				—	—
093h	ADCON0	ADON	ADCONT	—	ADCS	-	ADFRM0	-	ADGO	00-0 -0-0	00-0 -0-0
094h	ADCON1	ADPPOL	ADIPEN	ADGPOL	—	—	—	—	ADDSEN	0000	0000
095h	ADCON2	ADPSIS		ADCRS<2:0>	•	ADACLR		ADMD<2:0>		0000 0000	0000 0000
096h	ADCON3	—		ADCALC<2:0	>	ADSOI		ADTMD<2:0>		-000 0000	-000 0000
097h	ADSTAT	ADAOV	ADUTHR	ADLTHR	ADMATH	—		ADSTAT<2:0>		0000 -000	0000 -000
098h	ADCLK	—	—			ADO	CCS<5:0>			00 0000	00 0000
099h	ADACT	—	—	_			ADACT<4:0>			0 0000	0 0000
09Ah	ADREF	—	—	_	ADNREF	-	_	ADPRI	EF<1:0>	000	000
09Bh	ADCAP	—	—	_			ADCAP<4:0>			0 0000	0 0000
09Ch	ADPRE					ADPRE<7:0>				0000 0000	0000 0000
09Dh	ADACQ					ADACQ<7:0>		0000 0000	0000 0000		
09Eh	ADPCH	—	—			ADF	PCH<5:0>		00 0000	00 0000	
09Fh	-		Unimplemented							-	-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 2		•	•			•	÷		•		
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
10Ch	ADCNT				/	ADCNT<7:0>				XXXX XXXX	սսսս սսսս
10Dh	ADRPT				/	ADRPT<7:0>				0000 0000	0000 0000
10Eh	ADLTHL				,	ADLTH<7:0>				0000 0000	0000 0000
10Fh	ADLTHH				A	ADLTH<15:8>				0000 0000	0000 0000
110h	ADUTHL				0000 0000	0000 0000					
111h	ADUTHH				0000 0000	0000 0000					
112h	ADSTPTL				0000 0000	0000 0000					
113h	ADSTPTH				A	DSTPT<15:8>				0000 0000	0000 0000
114h	ADFLTRL				A	ADFLTR<7:0>				XXXX XXXX	uuuu uuuu
115h	ADFLTRH				A	DFLTR<15:8>				XXXX XXXX	uuuu uuuu
116h	ADERRL				ŀ	ADERR<7:0>				0000 0000	0000 0000
117h	ADERRH				А	DERR<15:8>				0000 0000	0000 0000
118h	—				U	nimplemented				-	—
119h	RC1REG				R	C1REG<7:0>				0000 0000	0000 0000
11Ah	TX1REG				Т	X1REG<7:0>				0000 0000	0000 0000
11Bh	SP1BRGL				SI	P1BRGL<7:0>				0000 0000	0000 0000
11Ch	SP1BRGH				SI	P1BRGH<7:0>				0000 0000	0000 0000
11Dh	RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
11Eh	TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
11Fh	BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	01-0 0-00

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3		1				1					
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
18Ch	SSP1BUF				S	SPBUF<7:0>				XXXX XXXX	XXXX XXXX
18Dh	SSP1ADD				S	SPADD<7:0>				0000 0000	0000 0000
18Eh	SSP1MSK				S	SPMSK<7:0>				1111 1111	1111 1111
18Fh	SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
190h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		0000 0000	0000 0000
191h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
192h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
193h	_			•	—	-					
194h	_				U	nimplemented				—	-
195h	—				U	nimplemented				—	—
196h	SSP2BUF				S	SPBUF<7:0>				XXXX XXXX	XXXX XXXX
197h	SSP2ADD				S	SPADD<7:0>				0000 0000	0000 0000
198h	SSP2MSK				S	SPMSK<7:0>				1111 1111	1111 1111
199h	SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
19Ah	SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		0000 0000	0000 0000
19Bh	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
19Ch	SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
19Dh	—				U	nimplemented				—	—
19Eh	_				U	nimplemented				_	—
19Fh	—		Unimplemented								-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 4											
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
20Ch	TMR1L	Holding Regist	er for the Least	Significant Byte o	f the 16-bit TMR1 F	Register				0000 0000	uuuu uuuu
20Dh	TMR1H	Holding Regist	er for the Most \$	Significant Byte of	the 16-bit TMR1 R	egister				0000 0000	uuuu uuuu
20Eh	T1CON	_	—	CKP	S<1:0>	_	SYNC	RD16	ON	00 -000	uu -uuu
20Fh	T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	-	-	0000 0x	uuuu ux
210h	T1GATE	_	—	_			GSS<4:0>		0 0000	u uuuu	
211h	T1CLK	—	—	—	—		CS<3		0000	uuuu	
212h	TMR3L	Holding Regist	er for the Least	Significant Byte o	f the 16-bit TMR3 F	Register			0000 0000	uuuu uuuu	
213h	TMR3H	Holding Regist	er for the Most S	Significant Byte of	the 16-bit TMR3 R	egister		0000 0000	uuuu uuuu		
214h	T3CON	_	—	CKP	S<1:0>	—	SYNC	RD16	ON	00 -000	uu -uuu
215h	T3GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	-	0000 0x	uuuu ux
216h	T3GATE	—	—	—			GSS<4:0>			0 0000	u uuuu
217h	T3CLK	_	—	—	—		CS<	3:0>		0000	uuuu
218h	TMR5L	Holding Regist	er for the Least	Significant Byte o	f the 16-bit TMR5 F	Register				0000 0000	uuuu uuuu
219h	TMR5H	Holding Regist	er for the Most S	Significant Byte of	the 16-bit TMR5 R	egister				0000 0000	uuuu uuuu
21Ah	T5CON	—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00 -000	uu -uuu
21Bh	T5GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—	0000 0x	uuuu ux
21Ch	T5GATE	_	—	—		GSS<4:0>				0 0000	u uuuu
21Dh	T5CLK	_	—	—	—	CS<3:0>				0000	uuuu
21Eh	CCPTMRS0	C4TSE	L<1:0>	C3TS	EL<1:0>	C2TSEL<1:0> C1TSEL<1:0>				0101 0101	0101 0101
21Fh	CCPTMRS1	_	—	P7TS	EL<1:0>	P6TS	EL<1:0>	EL<1:0>	01 0101	01 0101	

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IADLE	3-11: SPE			GISTER SU	WIWART DA	NKS 0-31 (C	UNTINUED)	1		1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 5			•	•			•				
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
		•				-,				1	
28Ch	T2TMR	Holding Regist	er for the 8-bit T	MR2 Register						0000 0000	0000 0000
28Dh	T2PR	TMR2 Period F	Register							1111 1111	1111 1111
28Eh	T2CON	ON		CKPS<2:0>			OUTPS	6<3:0>		0000 0000	0000 0000
28Fh	T2HLT	PSYNC	CKPOL	CKSYNC	_		МО	DE		000- 0000	000- 0000
290h	T2CLKCON	_	—	—	_	-		CS<2:0>		000	000
291h	T2RST	_	—	—			RSEL<4:0>			0 0000	0 0000
292h	T4TMR	Holding Regist	er for the 8-bit T	MR4 Register						0000 0000	0000 0000
293h	T4PR	TMR4 Period F	Register		1111 1111	1111 1111					
294h	T4CON	ON		CKPS<2:0>			OUTPS	6<3:0>		0000 0000	0000 0000
295h	T4HLT	PSYNC	CKPOL	CKSYNC	_		MODE	<3:0>		000- 0000	000- 0000
296h	T4CLKCON	_	—	—	_	_		CS<2:0>		000	000
297h	T4RST	_	—	—			RSEL<4:0>			0 0000	0 0000
298h	T6TMR	Holding Regist	er for the 8-bit T	MR6 Register						0000 0000	0000 0000
299h	T6PR	TMR6 Period F	Register							1111 1111	1111 1111
29Ah	T6CON	ON		CKPS<2:0>			OUTPS	6<3:0>		0000 0000	0000 0000
29Bh	T6HLT	PSYNC	CKPOL	CKSYNC	_		MODE	<3:0>		000- 0000	000- 0000
29Ch	T6CLKCON	—	—	_	_	-		CS<2:0>		000	000
29Dh	T6RST	_	_	_			RSEL<4:0>			0 0000	0 0000
29Eh	_				U	nimplemented				-	—
29Fh	_				_	_					

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

					JMMARY BA		,			Value on:	Value on all
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	other Resets
Bank 6											
				c	CPU CORE REGIS	TERS; see Table	3-2 for specifics				
30Ch	CCPR1L	Capture/Comp	are/PWM Regis	ster 1 (LSB)						XXXX XXXX	XXXX XXXX
30Dh	CCPR1H	Capture/Comp	are/PWM Regis	ster 1 (MSB)						XXXX XXXX	XXXX XXXX
30Eh	CCP1CON	EN	_	OUT	FMT		MODE	E<3:0>		0-00 0000	0-00 0000
30Fh	CCP1CAP	_	_	_	_	_		CTS<2:0>		0000	0000
310h	CCPR2L	Capture/Comp	are/PWM Regis	ster 2 (LSB)					XXXX XXXX	xxxx xxxx	
311h	CCPR2H	Capture/Comp	are/PWM Regis	ster 2 (MSB)					XXXX XXXX	****	
312h	CCP2CON	EN	—	OUT	FMT		MODE		0-00 0000	0-00 0000	
313h	CCP2CAP	—	CTS<2:0>								0000
314h	CCPR3L	Capture/Comp	are/PWM Regis	ster 3 (LSB)		•				XXXX XXXX	XXXX XXXX
315h	CCPR3H	Capture/Comp	are/PWM Regis	ster 3 (MSB)						XXXX XXXX	XXXX XXXX
316h	CCP3CON	EN	—	OUT	FMT		MODE	=<3:0>		0-00 0000	0-00 0000
317h	CCP3CAP	—	—	—	-		CTS	<3:0>		0000	0000
318h	CCPR4L	Capture/Comp	are/PWM Regis	ster 4 (LSB)						XXXX XXXX	**** ****
319h	CCPR4H	Capture/Comp	are/PWM Regis	ster 4 (MSB)						XXXX XXXX	XXXX XXXX
31Ah	CCP4CON	EN	_	OUT	FMT		MODE	=<3:0>		0-00 0000	0-00 0000
31Bh	CCP4CAP	-	—	—	—		CTS	<3:0>		0000	0000
31Ch	CCPR5L	Capture/Comp	are/PWM Regis	ster 5 (LSB)						XXXX XXXX	XXXX XXXX
31Dh	CCPR5H	Capture/Comp	are/PWM Regis	ster 5 (MSB)					XXXX XXXX	XXXX XXXX	
31Eh	CCP5CON	EN	_	OUT	FMT		MODE		0-00 0000	0-00 0000	
31Fh	CCP5CAP	—	—	—	-		CTS		0000	0000	

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IABLE	J-II. JFL			GISTER SU		NK3 0-31 (C	ONTINUED)	-		-	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 7						•					
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
38Ch	PWM6DCL	DC<	1:0>	—	-	-	-	_	-	xx	uu
38Dh	PWM6DCH					DC<9:2>				XXXX XXXX	uuuu uuuu
38Eh	PWM6CON	EN	_	OUT	POL	_	-	—	_	0-00	0-00
38Fh	-				U	nimplemented				-	—
390h	PWM7DCL	DC<	1:0>	_	_	_	_	_	_	xx	uu
391h	PWM7DCH					DC<9:2>	•			XXXX XXXX	uuuu uuuu
392h	PWM7CON	EN	—	OUT	POL	—	-	—	-	0-00	0-00
393h	—				U	nimplemented				-	—
394h	—				U	nimplemented				—	_
395h	—				U	nimplemented				—	—
396h	—				U	nimplemented				—	—
397h	-				U	nimplemented				-	—
398h	-				U	nimplemented				-	-
399h	—				U	nimplemented				—	—
39Ah	—				U	nimplemented				—	—
39Bh	-				U	nimplemented				-	-
39Ch	—				U	nimplemented				—	_
39Dh	_				U	nimplemented				—	—
39Eh	—				U	nimplemented				—	—
39Fh	—				U	nimplemented				-	—

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: Note 1:

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 8		•		•				•			•
				c	CPU CORE REGIS	TERS; see Table	3-2 for specifics				
40Ch	SCANLADRL					LADR<7:0>				0000 0000	0000 0000
40Dh	SCANLADRH					LADR<15:8>				0000 0000	0000 0000
40Eh	SCANHADRL					HADR<7:0>				1111 1111	1111 1111
40Fh	SCANHADRH				ļ	HADR<15:8>				1111 1111	1111 1111
410h	SCANCON0	EN	SCANGO	BUSY	INVALID	INTM	—	MOD	E<1:0>	0000 0-00	0000 0-00
411h	SCANTRIG	—	—	—	—		TSEL	<3:0>		0000	0000
412h	—				U	nimplemented				—	-
413h	—				U	nimplemented				—	-
414h	—				U	nimplemented				-	—
415h	_				U	nimplemented				-	—
416h	CRCDATL					DATA<7:0>				XXXX XXXX	XXXX XXXX
417h	CRCDATH					DATA<15:8>				XXXX XXXX	XXXX XXXX
418h	CRCACCL					ACC<7:0>				0000 0000	0000 0000
419h	CRCACCH					ACC<15:8>				0000 0000	0000 0000
41Ah	CRCSHIFTL					SHIFT<7:0>				0000 0000	0000 0000
41Bh	CRCSHIFTH		SHIFT<15:8>							0000 0000	0000 0000
41Ch	CRCXORL				X<7:1>	>			—	xxxx xxx-	XXXX XXX-
41Dh	CRCXORH					X<15:8>		•	XXXX XXXX	XXXX XXXX	
41Eh	CRCCON0	EN	CRCGO	BUSY	ACCM	—	—	FULL	000000	000000	
41Fh	CRCCON1		DLI	EN<3:0>			0000 0000	0000 0000			

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IADLE						NKS 0-31 (C		Т	T	1	1
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 9											I
				c	PU CORE REGIS	STERS; see Table	3-2 for specifics				
48Ch	SMT1TMRL					TMR<7:0>				0000 0000	0000 0000
48Dh	SMT1TMRH					TMR<15:8>				0000 0000	0000 0000
48Eh	SMT1TMRU					TMR<23:16>				0000 0000	0000 0000
48Fh	SMT1CPRL					CPR<7:0>				XXXX XXXX	uuuu uuuu
490h	SMT1CPRH		CPR<15:8>							**** ****	uuuu uuuu
491h	SMT1CPRU	CPR<23:16>								XXXX XXXX	uuuu uuuu
492h	SMT1CPWL					CPW<7:0>				XXXX XXXX	uuuu uuuu
493h	SMT1CPWH				XXXX XXXX	uuuu uuuu					
494h	SMT1CPWU					CPW<23:16>				**** ****	uuuu uuuu
495h	SMT1PRL					PR<7:0>				1111 1111	1111 1111
496h	SMT1PRH					PR<15:8>				1111 1111	1111 1111
497h	SMT1PRU					PR<23:16>				1111 1111	1111 1111
498h	SMT1CON0	EN	—	STP	WPOL	SPOL	CPOL	SMT1F	PS<1:0>	0-00 0000	0-00 0000
499h	SMT1CON1	SMT1GO	REPEAT	_	—		MODE	<3:0>		00 0000	00 0000
49Ah	SMT1STAT	CPRUP	CPWUP	RST	—	-	TS	WS	AS	000000	000000
49Bh	SMT1CLK	-	-	—	—	-		CSEL<2:0>		000	000
49Ch	SMT1SIG	_	—	_			SSEL<4:0>			0 0000	0 0000
49Dh	SMT1WIN	—	—	_			WSEL<4:0>			0 0000	0 0000
49Eh	—				U	nimplemented				—	—
49Fh	—				U	nimplemented				—	-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IADLE						NKS 0-31 (C		1	1			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
Bank 10					l .						I	
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics					
		1				-	•				Т	
50Ch	SMT2TMRL					TMR<7:0>				0000 0000	0000 0000	
50Dh	SMT2TMRH					TMR<15:8>				0000 0000	0000 0000	
50Eh	SMT2TMRU				-	TMR<23:16>				0000 0000	0000 0000	
50Fh	SMT2CPRL					CPR<7:0>				XXXX XXXX	uuuu uuuu	
510h	SMT2CPRH		CPR<15:8>								uuuu uuuu	
511h	SMT2CPRU		CPR<23:16>								uuuu uuuu	
512h	SMT2CPWL	CPW<7:0>								XXXX XXXX	uuuu uuuu	
513h	SMT2CPWH					CPW<15:8>				xxxx xxxx	uuuu uuuu	
514h	SMT2CPWU				(CPW<23:16>				xxxx xxxx	uuuu uuuu	
515h	SMT2PRL					PR<7:0>				1111 1111	1111 1111	
516h	SMT2PRH					PR<15:8>				1111 1111	1111 1111	
517h	SMT2PRU					PR<23:16>				1111 1111	1111 1111	
518h	SMT2CON0	EN	—	STP	WPOL	SPOL	CPOL	SMT2F	PS<1:0>	0-00 0000	0-00 0000	
519h	SMT2CON1	SMT2GO	REPEAT	_	—		MODE	<3:0>		00 0000	00 0000	
51Ah	SMT2STAT	CPRUP	CPWUP	RST	—	—	TS	WS	AS	000000	000000	
51Bh	SMT2CLK	_	—	—	—	—		CSEL<2:0>	•	000	000	
51Ch	SMT2SIG	—	—	_			SSEL<4:0>			0 0000	0 0000	
51Dh	SMT2WIN	—	_	_			WSEL<4:0>			0 0000	0 0000	
51Eh	—				U	nimplemented				-	—	
51Fh	-		Unimplemented — —									

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 11	•	•			•	•	• 	•	• •	•	•
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
58Ch	NCO1ACCL				N	CO1ACC<7:0>				0000 0000	0000 0000
58Dh	NCO1ACCH				NC	O1ACC<15:8>				0000 0000	0000 0000
58Eh	NCO1ACCU	-	_	_	_		NCO1ACO	C<19:16>		0000	0000
58Fh	NCO1INCL				N	CO1INC<7:0>				0000 0001	0000 0001
590h	NCO1INCH				NC	CO1INC<15:8>				0000 0000	0000 0000
591h	NCO1INCU	—	—	—	—		NCO1INC	<19:16>		0000	0000
592h	NCO1CON	N1EN	—	N1OUT	N1POL	—	_	-	N1PFM	0-000	0-000
593h	NCO1CLK		N1PWS<2:0>		—	—		N1CKS<2:0>		000000	000000
594h	—				U	nimplemented				-	-
595h	_				U	nimplemented				-	-
596h	_				U	nimplemented				-	-
597h	_				U	nimplemented				—	—
598h	_				U	nimplemented				—	—
599h	_				U	nimplemented				—	—
59Ah	_				U	nimplemented				—	—
59Bh	_				U	nimplemented				—	—
59Ch	_				U	nimplemented				—	—
59Dh	—				U	nimplemented				-	-
59Eh	—				U	nimplemented				—	—
59Fh	—				U	nimplemented				—	-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend:

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Banks 1	2				•		-				
					PU CORE REGIS	TERS: coo Tablo	2 2 for specifics				
					FO CORE REGIS	ILNO, See Table	5-2 for specifics				
60Ch	CWG1CLKCON	—	—	_	—	—	—	_	CS	0	0
60Dh	CWG1ISM	—	—	_	—		IS<3	:0>		0000	0000
60Eh	CWG1DBR	—	_		•	DI	3R<5:0>			00 0000	00 0000
60Fh	CWG1DBF	—	—			DI	BF<5:0>			00 0000	00 0000
610h	CWG1CON0	EN	LD	_	—	_		MODE<2:0>		00000	00000
611h	CWG1CON1	—	—	IN	—	POLD	POLC	POLB	POLA	x- 0000	u- 0000
612h	CWG1AS0	SHUTDOWN	REN	LSB	D<1:0>	LSA	C<1:0>	_	_	0001 01	0001 01
613h	CWG1AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	-000 0000	-000 0000
614h	CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	0000 0000	0000 0000
615h	—	I			U	nimplemented	L			_	—
616h	CWG2CLKCON	_	_	_	—	_	—	_	CS	0	0
617h	CWG2ISM	—	_	_	—		IS<3	:0>		0000	0000
618h	CWG2DBR	—	_		1	DI	3R<5:0>			00 0000	00 0000
619h	CWG2DBF	—	_			DI	BF<5:0>			00 0000	00 0000
61Ah	CWG2CON0	EN	LD	_	_	_		MODE<2:0>		00000	00000
61Bh	CWG2CON1	—	_	IN	_	POLD	POLC	POLB	POLA	x- 0000	u- 0000
61Ch	CWG2AS0	SHUTDOWN	REN	LSB	D<1:0>	LSA	.C<1:0>	_	_	0001 01	0001 01
61Dh	CWG2AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	-000 0000	-000 0000
61Eh	CWG2STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	0000 0000	0000 0000
61Fh	_				Ui	nimplemented	1		_	_	

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IADLE			-UNCTION REGISTER SUMMART BANKS 0-31 (CONTINUED)										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets		
Bank 13													
				c	PU CORE REGIS	TERS: see Table	3-2 for specifics						
68Ch	CWG3CLKCON	—	—	—	—	—	—	—	CS	0	0		
68Dh	CWG3ISM	—	-	—	—		IS<3	:0>		0000	0000		
68Eh	CWG3DBR	—	_		•	D	BR<5:0>			00 0000	00 0000		
68Fh	CWG3DBF	—	_			D	BF<5:0>			00 0000	00 0000		
690h	CWG3CON0	EN	LD	—	—	—		MODE<2:0>		00000	00000		
691h	CWG3CON1	—	_	IN	—	POLD	POLC	POLB	POLA	x- 0000	u- 0000		
692h	CWG3AS0	SHUTDOWN	REN	LSB	D<1:0>	LSA	AC<1:0>	—	—	0001 01	0001 01		
693h	CWG3AS1	—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	-000 0000	-000 0000		
694h	CWG3STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	0000 0000	0000 0000		
695h	_			•	U	nimplemented			•	_	—		
696h	_				U	nimplemented				_	—		
697h	_				U	nimplemented				_	—		
698h	—				U	nimplemented				-	_		
699h	—				U	nimplemented				-	_		
69Ah	—				U	nimplemented				-	_		
69Bh	—				U	nimplemented				—	—		
69Ch	_		Unimplemented							—	—		
69Dh	_				—	—							
69Eh	—				U	nimplemented				—	—		
69Fh	_				U	nimplemented				—	—		

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: Note 1:

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18854 devices only.

IADLE		SPECIAL FUNCTION REGISTER SUMMART BANKS 0-51 (CONTINUED)									
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 14							•	•		•	
				с	PU CORE REGIS	TERS; see Table	3-2 for specifics				
70Ch	PIR0	—	—	TMR0IF	IOCIF	—	—	_	INTF	000	000
70Dh	PIR1	OSFIF	CSWIF	_	_	_	—	ADTIF	ADIF	0000	0000
70Eh	PIR2	—	ZCDIF	—	—	_	—	C2IF	C1IF	-000	-000
70Fh	PIR3	—	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	00 0000	00 0000
710h	PIR4	—	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	00 0000	00 0000
711h	PIR5	CLC4IF	CLC3IF	CLC2IF	CLC1IF	_	TMR5GIF	TMR3GIF	TMR1GIF	0000 -000	0000 -000
712h	PIR6	—	_	—	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF	0 0000	0 0000
713h	PIR7	SCANIF	CRCIF	NVMIF	NCO1IF	—	CWG3IF	CWG2IF	CWG1IF	0000 -000	0000 -000
714h	PIR8	—	_	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF	00 0000	00 0000
715h	-				U	nimplemented				-	_
716h	PIE0	—	—	TMR0IE	IOCIE	—	_	—	INTE	000	000
717h	PIE1	OSFIE	CSWIE	—	—	_	—	ADTIE	ADIE	0000	0000
718h	PIE2	—	ZCDIE	—	_	_	_	C2IE	C1IE	-000	-000
719h	PIE3	—	_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	00 0000	00 0000
71Ah	PIE4	—	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	00 0000	00 0000
71Bh	PIE5	CLC4IE	CLC3IE	CLC2IE	CLC1IE	—	TMR5GIE	TMR3GIE	TMR1GIE	0000 -000	0000 -000
71Ch	PIE6	—	_	—	CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE	0 0000	0 0000
71Dh	PIE7	SCANIE	CRCIE	NVMIE	NCO1IE		CWG3IE	CWG2IE	CWG1IE	0000 -000	0000 -000
71Eh	PIE8	—		SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE	00 0000	00 0000
71Fh	—				U	nimplemented				-	_

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IABLE	3-11. 3PE			GISTER SU	MMARY BA	NKS 0-31 (C	ONTINUED)	•			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Banks 1	5										
				с	PU CORE REGIS	TERS; see Table	3-2 for specifics				
78Ch	—				U	nimplemented				—	—
78Dh	—				U	nimplemented				—	—
78Eh	—				U	nimplemented				—	—
78Fh	-				U	nimplemented				-	—
790h	—				U	nimplemented				_	_
791h	—				U	nimplemented				—	—
792h	—				U	nimplemented				—	—
793h	—				U	nimplemented				—	—
794h	—				U	nimplemented				—	—
795h	—				U	nimplemented				—	—
796h	PMD0	SYSCMD	FVRMD		CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD	00-0 0000	00-0 0000
797h	PMD1	NCOMD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	0000 0000	0000 0000
798h	PMD2	—	DACMD	ADCMD	—	—	CMP2MD	CMP1MD	ZCDMD	-00000	-00000
799h	PMD3	—	PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	-000 0000	-000 0000
79Ah	PMD4	—	UART1MD	MSSP2MD	MSSP1MD	—	CWG3MD	CWG2MD	CWG1MD	-000 -000	-000 -000
79Bh	PMD5	SMT2MD	SMT1MD		CLC4MD	CLC3MD	CLC2MD	CLC1MD	DSMMD	00-0 0000	00-0 0000
79Ch	—				U	nimplemented				—	—
79Dh	—				U	nimplemented				—	—
79Eh	—		Unimplemented								—
79Fh	—				U	nimplemented				—	—

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Value on: POR, BOR qq qqq0 -qqq -qqq 0000 0000 0000 0000 -000 0000 1qq qq	Value on all other Resets qq qqq0 qqq -qqq 00000 0000 00000 0000 00000 0000 000 0000 u u					
-qqq -qqq 0000 0000 0000 0000 -000 0000 1q	-ddd -ddd -ddd -ddd					
-qqq -qqq 0000 0000 0000 0000 -000 0000 1q	-ddd -ddd -ddd -ddd					
-qqq -qqq 0000 0000 0000 0000 -000 0000 1q	-ddd -ddd -ddd -ddd					
-qqq -qqq 0000 0000 0000 0000 -000 0000 1q	-ddd -ddd -ddd -ddd					
0000 0000 0000 0000 -000 0000 1 q	0000 0000 0000 0000 -000 0000					
0000 0000 -000 0000 1q	-000 0000					
-000 0000 1q	-000 0000					
1q						
1	uu					
01						
01	01					
0011 11qq	qqqq qquu					
rrrr rrrr	rrrr rrrr					
—	-					
_	-					
_	-					
—	-					
—	-					
0000 0000	0000 0000					
1000 0000	1000 0000					
0000 0000	0000 0000					
00 0000	00 0000					
-000 x000	-000 q000					
-000 X000	0000 0000					
Unimplemented Unimplemented Unimplemented Unimplemented NVMADR<7:0> NVMADR<14:8> NVMADR<7:0> NVMADR<7:0> NVMADR<7:0> NVMADR<7:0> NVMADR<7:0> NVMDAT<7:0> NVMDAT<7:0>						

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IADLE			IAL FUNCTION REGISTER SUMMART BANKS 0-31 (CONTINUED)									
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 0	Value on: POR, BOR	Value on all other Resets			
Banks 1	7											
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics					
88Ch	CPUDOZE	IDLEN	DOZEN	ROI	DOE	—	DOZE2	DOZE1	DOZE0	0000 -000	0000 -000	
88Dh	OSCCON1	_		NOSC<2:0>			NDIV<	3:0>	L	-qqq 0000	-qqq 0000	
88Eh	OSCCON2	_		COSC<2:0>			CDIV<	:3:0>		-ddd dddd	-ddd dddd	
88Fh	OSCCON3	CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—	00-0 0	00-0 0	
890h	OSCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	_	PLLR	q0-0 qq-0	q0-0 qq-0	
891h	OSCEN	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	_	—	00-0 00	00-0 00	
892h	OSCTUNE	—	—			HFT	run<5:0>			10 0000	10 0000	
893h	OSCFRQ	—	—	_	—	—		HFFRQ<2:0>		ddd	ddd	
894h	—				U	nimplemented				—	—	
895h	CLKRCON	CLKREN	—	—	CLKRD	C<1:0>		CLKRDIV<2:0>		01 0000	01 0000	
896h	CLKRCLK	—	—	_	—		CLKRCL	K<3:0>		0000	0000	
897h	MDCON0	MDEN	—	MDOUT	MDOPOL	—	—	—	MDBIT	0-000	0-000	
898h	MDCON1	—	—	MDCHPOL	MDCHSYNC	—	—	MDCLPOL	MDCLSYNC	0000	0000	
899h	MDSRC	—	—	_			MDMS<4:0>			0 0000	0 0000	
89Ah	MDCARL	—	—	_	—		MDCLS	<3:0>		0000	0000	
89Bh	MDCARH	—	—	_	-		MDCHS	\$<3:0>		0000	0000	
89Ch	—		·		U	nimplemented				—	—	
89Dh	—				U	nimplemented				—	—	
89Eh	—				U	nimplemented				—	—	
89Fh	—				U	nimplemented				—	—	

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

IABLE	3-11: SPE										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 18		-	•	•	•			•	•	•	
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
90Ch	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDA	=VR<1:0>	ADFV	R<1:0>	0q00 0000	0q00 0000
90Dh	_			I	U	nimplemented				-	_
90Eh	DAC1CON0	DAC1EN	_	DAC10E1	DAC10E2	DAC1	PSS<1:0>	_	DAC1NSS	0-0- 00	0-0- 00
90Fh	DAC1CON1	_	—	—			DAC1R<4:0>		L	0 0000	0 0000
910h	—				U	nimplemented				-	—
911h	—				U	nimplemented				_	—
912h	—				U	nimplemented				-	—
913h	_				U	nimplemented				—	—
914h	_				U	nimplemented				—	—
915h	-				U	nimplemented				-	—
916h	-				U	nimplemented				-	—
917h	—				U	nimplemented				—	—
918h	—				U	nimplemented				—	—
919h	—				U	nimplemented				—	—
91Ah	—				U	nimplemented				—	—
91Bh	—				U	nimplemented				—	—
91Ch	—				U	nimplemented				—	—
91Dh	—				U	nimplemented				—	—
91Eh	—				U	nimplemented				—	—
91Fh	ZCDCON	EN	—	OUT	POL	_	_	INTP	INTN	0-x000	0-x000

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

TABLE	3-11: 3PE	CIAL FUNC			1						
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 19											
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
98Ch	—				U	nimplemented				—	—
98Dh	—				U	nimplemented				—	—
98Eh	—				U	nimplemented				—	—
98Fh	CMOUT	—	_	—	_	—	_	MC2OUT	MC1OUT	xx	xx
990h	CM1CON0	ON	OUT	—	POL	—	_	HYS	SYNC	0x-0 -100	0x-0 -100
991h	CM1CON1	—	—	—	-	—	_	INTP	INTN	00	00
992h	CM1NSEL	_	—	_	—	—		NCH<2:0>		000	000
993h	CM1PSEL	_	—	_	—	—		PCH<2:0>		000	000
994h	CM2CON0	ON	OUT	_	POL	—	—	HYS	SYNC	0x-0 -100	0x-0 -100
995h	CM2CON1	—	—	—	—	—	—	INTP	INTN	00	00
996h	CM2NSEL	_	—	_	—	—		NCH<2:0>		000	000
997h	CM2PSEL	—	—	_	_	—		PCH<2:0>		000	000
998h	—				U	nimplemented				—	—
999h	—				U	nimplemented				—	—
99Ah	—				U	nimplemented				—	—
99Bh	—				U	nimplemented				—	—
99Ch	—				U	nimplemented				—	—
99Dh	—				U	nimplemented				—	—
99Eh	—		Unimplemented							—	—
99Fh	—				U	nimplemented				—	-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend:

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Note 1: Register present on PIC16F18854 devices only.

	IADEE	0-11. OIL										
CPU CORE REGISTERS; see Table 3-2 for specifics x0Ch/ — … … … … … … …	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on all other Resets
x0Ch/ — Unimplemented — — —	Bank 20	-27										
x8Ch					c	CPU CORE REGIS	TERS; see Table	3-2 for specifics				
x1Fh/ x9Fh	x8Ch x1Fh/	-				U	nimplemented				_	-

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 28		•									
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
E0Ch	—				U	nimplemented				-	-
E0Dh	_				U	nimplemented				_	_
E0Eh	_				U	nimplemented				_	_
E0Fh	CLCDATA	—	—	—	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	0000	0000
E10h	CLC1CON	LC1EN	—	LC10UT	LC1INTP	LC1INTN		LC1MODE<2:0>	I	0-x0 0000	0-x0 0000
E11h	CLC1POL	LC1POL	—	—	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
E12h	CLC1SEL0	—	—			LC1	D1S<5:0>			xx xxxx	uu uuuu
E13h	CLC1SEL1	—	—			LC1	D2S<5:0>			xx xxxx	uu uuuu
E14h	CLC1SEL2	—	—		LC1D3S<5:0>						uu uuuu
E15h	CLC1SEL3	-	—		LC1D4S<5:0>						uu uuuu
E16h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	XXXX XXXX	uuuu uuuu
E17h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	XXXX XXXX	uuuu uuuu
E18h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	XXXX XXXX	uuuu uuuu
E19h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	XXXX XXXX	uuuu uuuu
E1Ah	CLC2CON	LC2EN	—	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:0>		0-x0 0000	0-x0 0000
E1Bh	CLC2POL	LC2POL	—	—	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
E1Ch	CLC2SEL0	—	—			LC2	D1S<5:0>			xx xxxx	uu uuuu
E1Dh	CLC2SEL1	_	—			LC2	D2S<5:0>			xx xxxx	uu uuuu
E1Eh	CLC2SEL2	—	—	LC2D3S<5:0>						xx xxxx	uu uuuu
E1Fh	CLC2SEL3	_	—	LC2D4S<5:0>						xx xxxx	uu uuuu
E20h	CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	XXXX XXXX	uuuu uuuu
E21h	CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	XXXX XXXX	սսսս սսսս
E22h	CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	XXXX XXXX	uuuu uuuu

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

all sets	ได้
	<u>``</u>
iuu	σ
00	
iuu	
iuu	
iuu	
iuu	885
iuu	l G
11111	

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 28	(Continued)	-							-	-	-
E23h	CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	XXXX XXXX	uuuu uuuu
E24h	CLC3CON	LC3EN	—	LC3OUT	LC3INTP	LC3INTN		LC3MODE<2:0>		0-x0 0000	0-x0 0000
E25h	CLC3POL	LC3POL	_	-	-	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	0 xxxx	0 uuuu
E26h	CLC3SEL0	—	_			LC3	D1S<5:0>			xx xxxxx	uu uuuu
E27h	CLC3SEL1	—	—			LC3	D2S<5:0>			xx xxxx	uu uuuu
E28h	CLC3SEL2	—	—			LC3	D3S<5:0>			xx xxxxx	uu uuuu
E29h	CLC3SEL3	—	—			LC3	D4S<5:0>			xx xxxxx	uu uuuu
E2Ah	CLC3GLS0	LC3G1D4T	LC3G1D4N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	XXXX XXXX	uuuu uuuu
E2Bh	CLC3GLS1	LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	XXXX XXXX	uuuu uuuu
E2Ch	CLC3GLS2	LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	XXXX XXXX	uuuu uuuu
E2Dh	CLC3GLS3	LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	XXXX XXXX	uuuu uuuu
E2Eh	CLC4CON	LC4EN	_	LC4OUT	LC4INTP	LC4INTN		LC4MODE<2:0>		0-x0 0000	0-x0 0000
E2Fh	CLC4POL	LC4POL	_		_	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	0 xxxx	0 uuuu
E30h	CLC4SEL0	—	—			LC4	D1S<5:0>			xx xxxx	uu uuuu
E31h	CLC4SEL1	—	_			LC4	D2S<5:0>			xx xxxx	uu uuuu
E32h	CLC4SEL2	—	_			LC4	D3S<5:0>			xx xxxxx	uu uuuu
E33h	CLC4SEL3	—	—			LC4	D4S<5:0>			xx xxxxx	uu uuuu
E34h	CLC4GLS0	LC4G1D4T	LC4G1D4N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	XXXX XXXX	uuuu uuuu
E35h	CLC4GLS1	LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	XXXX XXXX	սսսս սսսս
E36h	CLC4GLS2	LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	XXXX XXXX	uuuu uuuu
E37h	CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	XXXX XXXX	uuuu uuuu
E38h to E6Fh	_			Unimplemented						_	_

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18854 devices only. Unimplemented, read as '1'. Legend:

Note 1:

2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 29			1								
				(CPU CORE REGIS	STERS; see Table	3-2 for specifics				
E8Ch	_				U	nimplemented				-	_
E8Dh	_				U	nimplemented				_	_
E8Eh	_				U	nimplemented				_	_
E8Fh	PPSLOCK	_	_	_	_	-	—	_	PPSLOCKED	0	0
E90h	INTPPS	-	—	_	-		INTPPS	6<3:0>		1000	uuuu
E91h	TOCKIPPS	_	_	_	_		TOCKIPF	°S<3:0>		0100	uuuu
E92h	T1CKIPPS	_	—	—		T1CKIPPS<4:0> T1GPPS<4:0>					
E93h	T1GPPS	_	—	—		T1GPPS<4:0>					
E94h	T3CKIPPS	_	—	—		T3CKIPPS<4:0>					
E95h	T3GPPS	_	—	—		T3GPPS<4:0> -					
E96h	T5CKIPPS	_	—	—		T5CKIPPS<4:0>					
E97h	T5GPPS	—	—	—			T5GPPS<4:0>			0 1100	u uuuu
E98h	—				U	Inimplemented				—	—
E99h	_				U	Inimplemented				—	-
E9Ah	_				U	nimplemented				—	—
E9Bh	_				U	Inimplemented				—	-
E9Ch	T2AINPPS	—	—	—			T2AINPPS<4:0>			1 0011	u uuuu
E9Dh	T4AINPPS	_	—	—			T4AINPPS<4:0>			1 0101	u uuuu
E9Eh	T6AINPPS	_	—	—			T6AINPPS<4:0>			0 1111	u uuuu
E9Fh	_				U	nimplemented		—	-		
EA0h	_				U	nimplemented		—	-		
EA1h	CCP1PPS	—	—	—			CCP1PPS<4:0>			1 0010	u uuuu

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 29	(Continued)										
EA2h	CCP2PPS	—	-	-			CCP2PPS<4:0>			1 0001	u uuuu
EA3h	CCP3PPS	—	—	-			CCP3PPS<4:0>			0 1101	u uuuu
EA4h	CCP4PPS	—	—	_			CCP4PPS<4:0>			0 1000	u uuuu
EA5h	CCP5PPS	—	—			CCP	5PPS<5:0>			00 0100	uu uuuu
EA6h	—				U	nimplemented				-	-
EA7h	—				U	nimplemented				-	-
EA8h	—				U	nimplemented				-	-
EA9h	SMT1WINPPS	—	—	—		SMT1WINPPS<4:0>					u uuuu
EAAh	SMT1SIGPPS	—	—	_	SMT1SIGPPS<4:0>					1 0001	u uuuu
EABh	SMT2WINPPS	—	—	_	SMT2WINPPS<4:0>				1 0000	u uuuu	
EACh	SMT2SIGPPS	—	—	_	SMT2SIGPPS<4:0>					1 0001	u uuuu
EADh	—		Unimplemented							-	—
EAEh	—				U	nimplemented				—	_
EAFh	—				U	nimplemented				—	_
EB0h	—				U	nimplemented				-	—
EB1h	CWG1PPS	—	—	—			CWG1PPS<4:0>			0 1000	u uuuu
EB2h	CWG2PPS	—	—	_			CWG2PPS<4:0>			0 1001	u uuuu
EB3h	CWG3PPS	—	—	_			CWG3PPS<4:0>			0 1010	u uuuu
EB4h	—				U	nimplemented				—	_
EB5h	—	Unimplemented							—	—	
EB6h	—	Unimplemented							—	—	
EB7h	_			Unimplemented							—
EB8h	MDCARLPPS	—	—	—			MDCARLPPS<4:0>			0 0011	u uuuu
EB9h	MDCARHPPS	—	_	_			MDCARHPPS<4:0>			0 0100	u uuuu

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 29	(Continued)				•					•	•
EBAh	MDSRCPPS	—	—	—			MDSRCPPS<4:0>			0 0101	u uuuu
EBBh	CLCIN0PPS	—	_	_			CLCIN0PPS<4:0>			0 0000	u uuuu
EBCh	CLCIN1PPS	—	_	_			CLCIN1PPS<4:0>			0 0001	u uuuu
EBDh	CLCIN2PPS	—	_	_			CLCIN2PPS<4:0>			0 1110	u uuuu
EBEh	CLCIN3PPS	_	_	_			CLCIN3PPS<4:0>			0 1111	u uuuu
EBFh	-				U	Inimplemented				_	-
EC0h	_		Unimplemented							_	_
EC1h	—		Unimplemented							_	_
EC2h	_		Unimplemented						_	_	
EC3h	ADCACTPPS	_	_	_		ADCACTPPS<4:0>				0 1100	u uuuu
EC4h	_				U	Inimplemented				_	_
EC5h	SSP1CLKPPS	_	_	_			SSP1CLKPPS<4:0>			1 0011	u uuuu
EC6h	SSP1DATPPS	_	_	_			SSP1DATPPS<4:0>			1 0100	u uuuu
EC7h	SSP1SSPPS	_	_	_			SSP1SSPPS<4:0>			0 0101	u uuuu
EC8h	SSP2CLKPPS	_	_				SSP2CLKPPS<4:0>	,		0 1001	u uuuu
EC9h	SSP2DATPPS	_	_	_		SSP2DATPPS<4:0>				0 0010	u uuuu
ECAh	SSP2SSPPS	_	_	_	SSP2SSPPS<4:0>				0 1000	u uuuu	
ECBh	RXPPS	_	_	_	RXPPS<4:0>				1 0111	u uuuu	
ECCh	TXPPS	_	_	_	TXPPS<4:0>				1 0110	u uuuu	
ECDh to EEFh	_		Unimplemented							-	—

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
Bank 30	1	1			L		1		1			
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics					
F0Ch	_					nimplemented						
F0Dh						nimplemented						
F0Eh	—					nimplemented					-	
F0En	—					nimplemented						
	-				U					-	_	
F10h	RA0PPS	_	_)PPS<5:0>			00 0000	uu uuuu	
F11h	RA1PPS	_	_				IPPS<5:0>			00 0000	uu uuuu	
F12h	RA2PPS	—	_				2PPS<5:0>			00 0000	uu uuuu	
F13h	RA3PPS	_	_				3PPS<5:0>			00 0000	uu uuuu	
F14h	RA4PPS	_	_				IPPS<5:0>			00 0000	uu uuuu	
F15h	RA5PPS	_	—				5PPS<5:0>			00 0000	uu uuuu	
F16h	RA6PPS	—	_			RAG)PPS<5:0>			00 0000	uu uuuu	
F17h	RA7PPS	—	—			RA7	'PPS<5:0>			00 0000	uu uuuu	
F18h	RB0PPS	—	-			RBC)PPS<5:0>			00 0000	uu uuuu	
F19h	RB1PPS	—	-			RB1	IPPS<5:0>			00 0000	uu uuuu	
F1Ah	RB2PPS	—	_			RB2	2PPS<5:0>			00 0000	uu uuuu	
F1Bh	RB3PPS	—	_			RB3	3PPS<5:0>			00 0000	uu uuuu	
F1Ch	RB4PPS	—	_			RB4	IPPS<5:0>			00 0000	uu uuuu	
F1Dh	RB5PPS	_	_			RB5	5PPS<5:0>			00 0000	uu uuuu	
F1Eh	RB6PPS	—	_		RB6PPS<5:0>						uu uuuu	
F1Fh	RB7PPS	—	_	RB7PPS<5:0>						00 0000	uu uuuu	
F20h	RC0PPS	_	_		RC0PPS<5:0>						uu uuuu	
F21h	RC1PPS	_	_			RC1	IPPS<5:0>			00 0000	uu uuuu	
F22h	RC2PPS	_	_			RC2	2PPS<5:0>			00 0000	uu uuuu	
F23h	RC3PPS	_	_		RC3PPS<5:0>00 0000uu ui							

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)				•	•			•		
F24h	RC4PPS	-	—			RC4	PPS<5:0>			00 0000	uu uuuu
F25h	RC5PPS	—	—			RC5	PPS<5:0>			00 0000	uu uuuu
F26h	RC6PPS	—	_			RC6	PPS<5:0>			00 0000	uu uuuu
F27h	RC7PPS	—	_			RC7	PPS<5:0>			00 0000	uu uuuu
F28h to F37h	—				U	nimplemented				-	—
F38h	ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
F39h	WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	0000 0000	0000 0000
F3Ah	ODCONA	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000 0000	0000 0000
F3Bh	SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	1111 1111	1111 1111
F3Ch	INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	1111 1111	1111 1111
F3Dh	IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	0000 0000	0000 0000
F3Eh	IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	0000 0000	0000 0000
F3Fh	IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	0000 0000	0000 0000
F40h	—			L	Reserv	ved, maintain as '0	,	1	I	rrrr rrrr	rrrr rrrr
F41h	—				Reserv	ved, maintain as '0	9			rrrr rrrr	rrrr rrrr
F42h	—		Unimplemented							—	—
F43h	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
F44h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	0000 0000	0000 0000
F45h	ODCONB	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000 0000	0000 0000
F46h	SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0	1111 1111	1111 1111

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)										
F47h	INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0	1111 1111	1111 1111
F48h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
F49h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
F4Ah	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
F4Bh	—		•		Reserv	ved, maintain as '0	3			rrrr rrrr	rrrr rrrr
F4Ch	—				Reserv	/ed, maintain as '0	2			rrrr rrrr	rrrr rrrr
F4Dh	_				U	nimplemented				_	_
F4Eh	ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	1111 1111	1111 1111
F4Fh	WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	0000 0000	0000 0000
F50h	ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	0000 0000	0000 0000
F51h	SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	1111 1111	1111 1111
F52h	INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	1111 1111	1111 1111
F53h	IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	0000 0000	0000 0000
F54h	IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	0000 0000	0000 0000
F55h	IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	0000 0000	0000 0000
F56h	—				Reserv	ved, maintain as '0	3			rrrr rrrr	rrrr rrrr
F57h	_				Reserv	/ed, maintain as '0	,			rrrr rrrr	rrrr rrrr
F58h to F64h	_				U	nimplemented				_	_
F65h	WPUE	—	_	—	—	WPUE3	—	—	—	0	0
F66h to F67h	_				U	nimplemented				_	_
F68h	INLVLE	-	—	—	—	INLVLE3	—		—	1	1
F69h	IOCEP	—	—	_	—	IOCEP3	—	—	—	0	0
F6Ah	IOCEN	—	—	—	—	IOCEN3	—	-	—	0	0
F6Bh	IOCEF	_	_	_	_	IOCEF3	—	_	_	0	0
F6Eh to F6Fh	—				U	nimplemented				-	—

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 31											
				c	PU CORE REGIS	TERS; see Table	3-2 for specifics				
F8Ch — FE3h	_				ι	Inimplemented				_	-
FE4h	STATUS_SHAD	_	—	_	—	—	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_SHAD		WREG_SHAD							****	uuuu uuuu
FE6h	BSR_SHAD	_	—	—			BSR_SHAD			x xxxx	u uuuu
FE7h	PCLATH_SHAD	_				PCLATH_SH	HAD			-xxx xxxx	-uuu uuuu
FE8h	FSR0L_SHAD				I	SR0L_SHAD				****	սսսս սսսս
FE9h	FSR0H_SHAD				F	SR0H_SHAD				XXXX XXXX	uuuu uuuu
FEAh	FSR1L_SHAD				I	SR1L_SHAD				XXXX XXXX	uuuu uuuu
FEBh	FSR1H_SHAD				F	SR1H_SHAD				XXXX XXXX	uuuu uuuu
FECh	—		Unimplemented							—	—
FEDh	STKPTR	—	-	- STKPTR<4;0>						1 1111	1 1111
FEEh	TOSL	TOSL<7:0>								XXXX XXXX	XXXX XXXX
FEFh	TOSH	_				TOSH<6:()>			-xxx xxxx	-xxx xxxx

TABLE 3-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)


Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18854 devices only.

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1, the signed value of the operand of the BRA instruction.

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figure 3-4 through Figure 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.






FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1





3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be Reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.


3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Data EEPROM Memory
- Program Flash Memory






3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-9: TRADITIONAL DATA MEMORY MAP




3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP




3.5.3 DATA EEPROM MEMORY

The EEPROM memory can be read or written through NVMCONx/NVMADRx/NVMDATx reaister the interface (see section Section 10.2 "Data EEPROM Memory"). However, to make access to the EEPROM memory easier, read-only access to the EEPROM contents are also available through indirect addressing by an FSR. When the MSB of the FSR (ex: FSRxH) is set to 0x70, the lower 8-bit address value (in FSRxL) determines the EEPROM location that may be read from (through the INDF register). In other words, the EEPROM address range 0x00-0xFF is mapped into the FSR address space between 0x7000-0x70FF. Writing to the EEPROM cannot be accomplished via the FSR/INDF interface. Reads from the EEPROM through the FSR/INDF interface will require one additional instruction cycle to complete.

3.5.4 PROGRAM FLASH MEMORY

To make constant data access easier, the entire Program Flash Memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the Program Flash Memory cannot be accomplished via the FSR/INDF interface. All instructions that access Program Flash Memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as shown in Table 4-1.

TABLE 4-1:CONFIGURATION WORD
LOCATIONS

Configuration Word	Location
CONFIG1	8007h
CONFIG2	8008h
CONFIG3	8009h
CONFIG4	800Ah
CONFIG5	800Bh

Note:	The DEBUG bit in Configuration Words is						
	managed automatically by device						
	development tools including debuggers						
	and programmers. For normal device						
	operation, this bit should be maintained as						
	a '1'.						

4.2 Register Definitions: Configuration Words

		R/P-1	U-1	R/P-1	U-1	U-1	R/P-1			
		FCMEN	—	CSWEN	_		CLKOUTEN			
		bit 13					bit 8			
U-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1	R/P-1			
_		RSTOSC<2:0>		_		FEXTOSC<2:				
bit 7					I		bit 0			
Legend:										
R = Readab		P = Programm	able bit	U = Unimpler						
'0' = Bit is cle	eared	'1' = Bit is set		n = Value wh	en blank or af	ter Bulk Erase				
		Set								
bit 13	FCMEN: Fail	I-Safe Clock Mor	nitor Enable	bit						
		SCM timer enab								
	0 = OFF F	SCM timer disat	oled							
bit 12	Unimplemer	nted: Read as '1	,							
bit 11		ock Switch Enabl		- 11						
		 1 = ON Writing to NOSC and NDIV is allowed 0 = OFF The NOSC and NDIV bits cannot be changed by user software 								
bit 10-9		Unimplemented: Read as '1'								
bit 8	CLKOUTEN: Clock Out Enable bit									
		= EC (high, mid								
		LKOUT function								
	<u>Otherwise</u>	LKOUT function	is enableu,	FUSC/4 CIUCK a	ppears at OS	02				
	This bit is igr	nored.								
bit 7	Unimplemer	nted: Read as '1	,							
bit 6-4		0>: Power-up De								
	This value is 111 = EXT	the Reset defau		COSC, and sele per FEXTOSC b		tor first used by	user software			
	110 = HFIN		SC (1 MHz)		5115					
	101 = LFIN	NT LFINTO	· · ·							
	100 = SOSC 011 = Rese									
	011 - Rest 010 = EXT		C with 4x PL	L, with EXTOS	C operating pe	er FEXTOSC bi	ts			
		NTPLL HFINTO	SC with 2x P	LL, with OSCFI	RQ = 16 MHz	and CDIV = 1:1				
		NT32 HFINTO		CFRQ= 32 MHz	and CDIV =	1:1				
bit 3	-	nted: Read as '1								
bit 2-0		EC (External C		cillator mode Se	election bits					
		EC (External C								
	101 = ECL	EC (External C	lock)							
		External Oscilla	ator is disable	ed. RA7 is avai	lable as a ger	eral purpose I/0	Э.			
	011 = Rese 010 = HS	ervea HS (Crystal oso	cillator)							
	001 = XT	XT (Crystal osc	illator)							
		LP (Crystal osc								

© 2016-2020 Microchip Technology Inc.

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2: SUPERVISORS

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1		
		DEBUG	STVREN	PPS1WAY	ZCDDIS	BORV	_		
		bit 13	•				bit 8		
R/P-1	R/P-1	R/P-1	U-1	U-1	U-1	R/P-1	R/P-1		
BORE	N<1:0>	LPBOREN	—	—	—	PWRTE	MCLRE		
bit 7							bit (
Legend:									
R = Readable bit		P = Programmabl	e bit	U = Unimplemente	ed bit, read as '1'				
'0' = Bit is cleared		'1' = Bit is set		n = Value when bl	ank or after Bulk Ei	ase			
bit 13		ckground debugge		LK and ICSPDAT ar ∟K and ICSPDAT ar					
bit 12	1 = ON Sta	STVREN: Stack Overflow/Underflow Reset Enable bit 1 = ON Stack Overflow or Underflow will cause a Reset							
bit 11	PPS1WAY: PPSLOCKED One-Way Set Enable bit 1 = ON The PPSLOCKED bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle 0 = OFF The PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock sequence)								
bit 10	ZCDDIS: Zero-Cross Detect Disable bit 1 = ON ZCD disabled. ZCD can be enabled by setting the EN bit of the ZCDxCON register 0 = OFF ZCD always enabled (EN bit is ignored)								
bit 9	1 = LOW Br 0 = HIGH Br	own-out Reset volt	age (VBOR) set to age (VBOR) set to	lower trip point level higher trip point leve on at or above 16 M	I				
bit 8	Unimplemented:	Read as '1'							
bit 7-6	When enabled, B 11 = ON B 10 = SLEEP B 01 = SBOREN B	rown-out Reset Ena rown-out Reset Vol rown-out Reset is a rown-out Reset is a rown-out Reset is a rown-out Reset is a	tage (VBOR) is set enabled; SBOREN enabled while runn enabled according	bit is ignored ing, disabled in Slee	ep; SBOREN bit is i	gnored			
bit 5	1 = LF	Power BOR Enable BOR disabled BOR enabled	e bit						
bit 4-2	Unimplemented:	Read as '1'							
bit 1	PWRTE: Power-up Timer Enable bit 1 = OFF PWRT is disabled 0 = ON PWRT is enabled								
bit 0	$\frac{\text{If LVP} = 1}{\text{RE3 pin function i}}$ $\frac{\text{If LVP} = 0}{1 = 0N}$	Clear (MCLR) Enab s MCLR. CLR pin is MCLR. CLR pin function is		on.					

 The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

REGISTER 4-3: CONFIG3: CONFIGURATION WORD 3: WINDOWED WATCHDOG

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
			WDTCCS<2:0)>		WDTCWS<2:0	>
		bit 13					bit 8
U-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	WD ⁻	TE<1:0>			WDTCPS<4	:0>	
bit 7							bit 0
Legend:							
R = Reada	ble bit	P = Program	nable bit	x = Bit is unkr	lown	U = Unimpleme	ented bit, read

R = Readable bit	P = Programmable bit	x = Bit is unknown	U = Unimplemented bit, read as '1'
'0' = Bit is cleared	'1' = Bit is set	W = Writable bit	n = Value when blank or after Bulk Erase

bit 13-11 WDTCCS<2:0>: WDT Input Clock Selector bits

111 = Software Control 110 = Reserved

- .
- 010 = Reserved
- 001 = WDT reference clock is the MFINTOSC/16 output (31.25 kHz)
- 000 = WDT reference clock is the 31.0 kHz LFINTOSC (default value)

bit 10-8 **WDTCWS<2:0>**: WDT Window Select bits

		Software	Koved		
WDTCWS	Value	Percent of time Perc		control of WDTWS?	Keyed access required?
111	111	n/a	100	Yes	No
110	111	n/a	100		
101	101	25	75		
100	100	37.5	62.5		
011	011	50	50	No	Yes
010	010	62.5	37.5		
001	001	75	25		
000	000	87.5	12.5		

bit 7 Unimplemented: Read as '1'

bit 6-5 **WDTE<1:0>**: WDT Operating mode:

- 11 = WDT enabled regardless of Sleep; SWDTEN is ignored
- 10 = WDT enabled while Sleep = 0, suspended when Sleep = 1; SWDTEN ignored
- 01 = WDT enabled/disabled by SWDTEN bit in WDTCON0
- 00 = WDT disabled, SWDTEN is ignored

REGISTER 4-3: CONFIG3: CONFIGURATION WORD 3: WINDOWED WATCHDOG (CONTINUED)

bit 4-0 WDTCPS<4:0>: WDT Period Select bits

		WDTPS at	POR		
WDTCPS	Value	Divider R	atio	Typical time out (Fıℕ = 31 kHz)	- Software control of WDTPS?
11111	01011	1:65536	2 ¹⁶	2 s	Yes
11110	11110		_		
		1:32	2 ⁵	1 ms	No
10011	10011		00		
10010	10010	1:8388608	2 ²³	256 s	
10001	10001	1:4194304	2 ²²	128 s	
10000	10000	1:2097152	2 ²¹	64 s	
01111	01111	1:1048576	2 ²⁰	32 s	
01110	01110	1:524299	2 ¹⁹	16 s	
01101	01101	1:262144	2 ¹⁸	8 s	_
01100	01100	1:131072	2 ¹⁷	4 s	-
01011	01011	1:65536	2 ¹⁶	2 s	_
01010	01010	1:32768	2 ¹⁵	1 s	
01001	01001	1:16384	2 ¹⁴	512 ms	No
01000	01000	1:8192	2 ¹³	256 ms	
00111	00111	1:4096	2 ¹²	128 ms	
00110	00110	1:2048	2 ¹¹	64 ms	
00101	00101	1:1024	2 ¹⁰	32 ms	
00100	00100	1:512	2 ⁹	16 ms	1
00011	00011	1:256	2 ⁸	8 ms	1
00010	00010	1:128	2 ⁷	4 ms	1
00001	00001	1:64	2 ⁶	2 ms]
00000	00000	1:32	2 ⁵	1 ms	

R/P-1	R/P-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
LVP	SCANE		_			_		—	_	—		WRT	<1:0>
bit 13 bit 0							bit 0						
Legend													
R = Readable bit P = Programmable bit		x = Bit is unknow		U = Uni	mpleme	ented bi	it, read	as '1'					
'0' = Bit i	s cleared		'1' = Bit	is set		W = Wri	table bit	n = Valu	le wher	blank	or after	Bulk Er	ase

REGISTER 4-4: **CONFIG4: CONFIGURATION WORD 4: MEMORY**

bit 13 **LVP**: Low-Voltage Programming Enable bit

1 = Low-Voltage Programming is enabled. MCLR/VPP pin function is MCLR. MCLRE Configuration bit is ignored.

0 = High voltage (meeting VIHH level) on MCLR/VPP must be used for programming.

The LVP bit cannot be written (to zero) while operating from the LVP programming interface. This prevents accidental lockout from low-voltage programming while using low-voltage programming. High voltage programming is always available, regardless of the LVP Configuration bit value.

bit 12 SCANE: Scanner Enable bit

- 1 = Scanner module is available for use, SCANMD bit enables the module.
- 0 = Scanner module is NOT available for use, SCANMD bit is ignored.

bit 11-2 Unimplemented: Read as '1'

- WRT<1:0>: Program Flash Self-Write Erase Protection bits bit 1-0
 - 11 = Write protection off
 - 10 = 0000h to 01FFh write-protected, 0200h to 0FFFh may be modified by EECON control
 - 01 = 0000h to 07FFh write-protected, 0800h to 0FFFh may be modified by EECON control
 - 00 = 0000h to 0FFFh write-protected, no addresses may be modified by EECON control

REGISTER 4-5: CONFIG5: CONFIGURATION WORD 5: CODE PROTECTION

		U-1	U-1	U-1	U-1	U-1	U-1
			—	—		—	—
		bit 13					bit 8
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
—	—	—	—	_	—	CPD	CP
bit 7		·				-	bit 0
Legend:							
R = Reada	ble bit	P = Programr	nable bit	x = Bit is unkn	own	U = Unimplem as '1'	ented bit, read

W = Writable bit

bit 13-2 Unimplemented: Read as '1'

'0' = Bit is cleared

bit 1 CPD: Data NVM (EEPROM) Memory Code Protection bit

- 1 = EEPROM code protection disabled
 - 0 = EEPROM code protection enabled

'1' = Bit is set

bit 0 **CP**: Program Flash Memory Code Protection bit

1 = Program Flash Memory code protection disabled

0 = Program Flash Memory code protection enabled

n = Value when blank or after

Bulk Erase

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

4.3.2 DATA MEMORY PROTECTION

The entire data EEPROM memory space is protected from external reads and writes by the CPD bit in the Configuration Words. When $\overline{CPD} = 0$, external reads and writes of EEPROM memory are inhibited and a read will return all '0's. The CPU can continue to read EEPROM memory, regardless of the protection bit settings.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 10.4.7 "NVMREG Data EEPROM Memory, User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16(L)F188XX Memory Programming Specification*" (DS40001753).

4.6 Device ID and Revision ID

The 14-bit device ID word is located at 8006h and the 14-bit revision ID is located at 8005h. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. These locations can also be read from the NVMCON register.

4.7 Register Definitions: Device and Revision

REGISTER 4-6: DEVID: DEVICE ID REGISTER

		R	D	R	P	D	R
		ĸ	R	ň	R	R	۲۱
				DEV<	:13:8>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
			DEV	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit						

'1' = Bit is set

'0' = Bit is cleared

bit 13-0 **DEV<13:0>:** Device ID bits

Device	DEVID<13:0> Values						
PIC16F18854	11 0000 0110 1010 (306Ah)						
PIC16LF18854	11 0000 0110 1011 (306Bh)						

REGISTER 4-7: REVISIONID: REVISION ID REGISTER

R	R	R	R	R	R	R	R	R	R	R	R	R	R
1	0		MJRREV<5:0>					MNRREV<5:0>					
bit 13													bit 0

Legend:			
R = Readable bit			
'0' = Bit is cleared	'1' = Bit is set	x = Bit is unknown	

bit 13-12 Fixed Value: Read-only bits

These bits are fixed with value '10' for all devices included in this data sheet.

bit 11-6 MJRREV<5:0>: Major Revision ID bits

These bits are used to identify a major revision. A major revision is indicated by an all layer revision (B0, C0, etc.)

bit 5-0 **MNRREV<5:0>**: Minor Revision ID bits These bits are used to identify a minor revision.

5.0 RESETS

There are multiple ways to reset this device:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional Power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.




FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

5.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

5.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 5-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 5-2 for more information.

BOREN<1:0> SBOREN		Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep						
11	Х	Х	Active	Wait for release of BOR ⁽¹⁾ (BORRDY = 1)						
1.0	57	Awake	Active	Waits for release of BOR (BORRDY = 1)						
10	Х	Sleep	Disabled	Waits for BOR Reset release						
0.1	1	х	Active	Waits for BOR Reset release (BORRDY = 1)						
01	0	x	Disabled	Paging immediately (POPPDV =)						
00	Х	Х	Disabled	Begins immediately (BORRDY = x)						

TABLE 5-1: BOR OPERATING MODES

Note 1: In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

5.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

5.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

5.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

FIGURE 5-2: BROWN-OUT SITUATIONS

Vdd VBOR Internal TPWRT(1) Reset Vdd VBOR Internal < TPWR TPWRT(1) Reset Vdd VBOR Internal TPWRT(1) Reset Note 1: TPWRT delay only if PWRTE bit is programmed to '0'.

5.2.4 BOR IS ALWAYS OFF

When the BOREN bits of the Configuration Words are programmed to '00', the BOR is off at all times. The device start-up is not delayed by the BOR ready condition or the VDD level.

5.3 Register Definitions: Brown-out Reset Control

REGISTER 5-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN ⁽¹⁾	—	—	—	—			BORRDY
bit 7							bit 0

Legena:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit ⁽¹⁾ If BOREN <1:0> in Configuration Words ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

Note 1: BOREN<1:0> bits are located in Configuration Words.

5.4 MCLR

Γ.

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 5-2).

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

5.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note:	A Reset does not drive the MCLR pin low.
-------	--

5.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 12.1 "I/O Priorities" for more information.

5.5 Windowed Watchdog Timer (WWDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period and the window is open. The TO and PD bits in the STATUS register and the WDT bit in PCON are changed to indicate a WDT Reset caused by the timer overflowing, and WDTWV bit in the PCON register is changed to indicate a WDT Reset caused by a window violation. See Section 9.0 "Windowed Watchdog Timer (WWDT)" for more information.

5.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 5-4 for default conditions after a RESET instruction has occurred.

5.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

5.8 **Programming Mode Exit**

Upon exit of In-Circuit Serial Programming (ICSP) mode, the device will behave as if a POR had just occurred (the device does not reset upon run time self-programming/erase operations).

5.9 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the **PWRTE** bit of the Configuration Words.

The Power-up Timer provides a nominal 64 ms time out on POR or Brown-out Reset. The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in the Configuration Words. The Power-up Timer starts after the release of the POR and BOR. For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*" (DS00607).


5.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer Configuration. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 5-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.



5.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 5-3 and Table 5-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	Х	1	1	Power-on Reset
0	0	1	1	1	0	х	0	х	Illegal, TO is set on POR
0	0	1	1	1	0	х	х	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 5-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 5-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON0 Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu-0 uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu-u uuuu
WDT Window Violation	0000h	0 uuuu	uu00 uuuu
Brown-out Reset	0000h	1 1000	00-1 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu-u uuuu
RESET Instruction Executed	0000h	u uuuu	uu-u u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu-u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul-u uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

5.12 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Timer Window Violation Reset
 (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON0 register bits are shown in Register 5-2.

Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 5-4).

Software should reset the bit to the inactive state after the restart (hardware will not reset the bit).

Software may also set any PCON bit to the active state, so that user code may be tested, but no reset action will be generated.

5.13 Register Definitions: Power Control

REGISTER 5-2: PCON0: POWER CONTROL REGISTER 0

R/W/HS-0/q	R/W/HS-0/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:							
HC = Bit is clea	ared by hardwa	are	HS = Bit is set by hardware				
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared	q = Value depends on condition				
bit 7	1 = A Stack (ack Overflow Flag bit Overflow occurred Overflow has not occurred o	r cleared by firmware				
bit 6 STKUNF: Stack Underflow Flag bit 1 = A Stack Underflow occurred 0 = A Stack Underflow has not occurre			or cleared by firmware				
bit 5	1 = A WDT W 0 = A WDT W	/indow Violation Reset has o	not occurred or set by firmware coccurred (a CLRWDT instruction was executed either without ndow (cleared by hardware)				
bit 4	RWDT: Watcl	hdog Timer Reset Flag bit	urred or set to '1' by firmware				
bit 3	1 = A MCLR	LR Reset Flag bit Reset has not occurred or se Reset has occurred (cleared					
bit 2 RI: RESET Instruction Flag bit 1 = A RESET instruction has not been execu- 0 = A RESET instruction has been execu-			xecuted or set to '1' by firmware				
bit 1 POR: Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must b			set in software after a Power-on Reset occurs)				
bit 0	1 = No Brown	out Reset Status bit n-out Reset occurred out Reset occurred (must be	e set in software after a Power-on Reset or Brown-out Reset				

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN							BORRDY	85
PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	90
STATUS	_	_	_	TO	PD	Z	DC	С	26
WDTCON0				۷		SWDTEN	147		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

6.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

6.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 6-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 determine the type of oscillator that will be used when the device reset, including when it is first powered up.

The internal clock modes, LFINTOSC, HFINTOSC (set at 1 MHz), or HFINTOSC (set at 32 MHz) can be set through the RSTOSC bits.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the external clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> bits of Configuration Word 1:

- 1. ECL External Clock Low-Power mode (below 500 kHz)
- 2. ECM External Clock Medium Power mode (500 kHz to 8 MHz)
- 3. ECH External Clock High-Power mode (above 8 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The INTOSC internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 6-1). A wide selection of device clock frequencies may be derived from these clock sources.




FIGURE 6-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

PIC16(L)F18854

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes).

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase Lock Loop (PLL) that are used to generate internal system clock sources. The High-Frequency Internal Oscillator (HFINTOSC) can produce a range from 1 to 32 MHz. The Low-Frequency Internal Oscillator (LFINTOSC) generates a 31 kHz frequency. The external oscillator block can also be used with the PLL. See **Section 6.2.1.4 "4x PLL"** for more details.

The system clock can be selected between external or internal clock sources via the NOSC bits in the OSCCON1 register. See Section 6.3 "Clock Switching" for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset
- Write the NOSC<2:0> and NDIV<4:0> bits in the OSCCON1 register to switch the system clock source

See Section 6.3 "Clock Switching" for more information.

6.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- ECH High power, 4-32 MHz
- ECM Medium power, 0.1-4 MHz
- ECL Low power, 0-0.1 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.





6.2.1.2 LP, XT, HS Modes


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 6-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.


Figure 6-3 and Figure 6-4 show typical circuits for quartz crystal and ceramic resonators, respectively.



- manufacturer data sheets for specifications and recommended application.2: Always verify oscillator performance over
 - the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 6-4:

CERAMIC RESONATOR OPERATION (XT OR HS MODE)



6.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

6.2.1.4 4x PLL

The oscillator module contains a PLL that can be used with external clock sources to provide a system clock source. The input frequency for the PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 37-9.


The PLL may be enabled for use by one of two methods:

- 1. Program the RSTOSC bits in the Configuration Word 1 to enable the EXTOSC with 4x PLL.
- 2. Write the NOSC bits in the OSCCON1 register to enable the EXTOSC with 4x PLL.

6.2.1.5 Secondary Oscillator

The secondary oscillator is a separate oscillator block that can be used as an alternate system clock source. The secondary oscillator is optimized for 31 kHz, and can be used with an external crystal oscillator connected to the SOSCI and SOSCO device pins, or an external clock source connected to the SOSCIN pin. The secondary oscillator can be selected during run-time using clock switching. Refer to Section 6.3 "Clock Switching" for more information.

FIGURE 6-5: QUARTZ CRYSTAL OPERATION (SECONDARY OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

6.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the RSTOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the NOSC<2:0> bits in the OSCCON1 register to switch the system clock source to the internal oscillator during run-time. See Section 6.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that can produce two internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates up to 32 MHz. The frequency of HFINTOSC can be selected through the OSCFRQ Frequency Selection register, and fine-tuning can be done via the OSCTUNE register.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is factory-calibrated and operates at 31 kHz.

6.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a precision digitally-controlled internal clock source that produces a stable clock up to 32 MHz. The HFINTOSC can be enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits in Configuration Word 1 to '110' (1 MHz) or '000' (32 MHz) to set the oscillator upon device Power-up or Reset.
- Write to the NOSC<2:0> bits of the OSCCON1 register during run-time.

The HFINTOSC frequency can be selected by setting the HFFRQ<2:0> bits of the OSCFRQ register.

The NDIV<3:0> bits of the OSCCON1 register allow for division of the HFINTOSC output from a range between 1:1 and 1:512.

6.2.2.2 Internal Oscillator Frequency Adjustment

The internal oscillator is factory-calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 6-7).

The default value of the OSCTUNE register is 00h. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

6.2.2.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a factory calibrated 31 kHz internal clock source.

The LFINTOSC is the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled through one of the following methods:

- Programming the RSTOSC<2:0> bits of Configuration Word 1 to enable LFINTOSC.
- Write to the NOSC<2:0> bits of the OSCCON1 register.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- TMR1
- TMR0
- TMR2
- SMT1
- SMT2
- CLKREF
- CLC

6.2.2.4 MFINTOSC

In addition to the two independent internal oscillators, the internal oscillator block also contains a divider block called MFINTOSC, to supply certain specific frequencies to other modules on the device. The MFINTOSC module takes the undivided HFINTOSC clock as an input and outputs two clocks, a 500 kHz clock (MFINTOSC) and a 31.25 kHz clock (MFINTOSC/16).

The MFINTOSC is enabled through one of the following methods:

• Setting the MFOEN bit of OSCEN (see Section 6.2.2.5 "Oscillator Status and Manual Enable")

• Selecting MFINTOSC or MFINTOSC/16 as an input clock for one of the peripherals that uses the clock.

Peripherals that use the MFINTOSC output (500 kHz) are:

- TMR1
- TMR3
- TMR5
- SMT1
- SMT2
- CLKREF

Peripherals that use the MFINTOSC/16 output (31.25 kHz) are:

- WDT
- TMR2
- TMR4
- TMR6
- SMT1
- SMT2
- CLKREF

Note: Enabling the MFINTOSC will also enable the HFINTOSC.

6.2.2.5 Oscillator Status and Manual Enable

The 'ready' status of each oscillator is displayed in the OSCSTAT register (Register 6-4). The oscillators can also be manually enabled through the OSCEN register (Register 6-7). Manual enabling makes it possible to verify the operation of the EXTOSC or SOSC crystal oscillators. This can be achieved by enabling the selected oscillator, then watching the corresponding 'ready' state of the oscillator in the OSCSTAT register.

6.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the New Oscillator Source (NOSC) and New Divider selection request (NDIV) bits of the OSCCON1 register. The following clock sources can be selected using the following:

- External oscillator
- Internal Oscillator Block (INTOSC)
- 6.3.1 NEW OSCILLATOR SOURCE (NOSC) AND NEW DIVIDER SELECTION REQUEST (NDIV) BITS

The New Oscillator Source (NOSC) and New Divider selection request (NDIV) bits of the OSCCON1 register select the system clock source that is used for the CPU and peripherals.

When new values of NOSC and NDIV are written to OSCCON1, the current oscillator selection will continue to operate while waiting for the new clock source to indicate that it is stable and ready. In some cases, the newly requested source may already be in use, and is ready immediately. In the case of a divider-only change, the new and old sources are the same, so the old source will be ready immediately. The device may enter Sleep while waiting for the switch as described in Section 6.3.3, Clock Switch and Sleep.

When the new oscillator is ready, the New Oscillator is Ready (NOSCR) bit of OSCCON3 and the Clock Switch Interrupt Flag (CSWIF) bit of PIR1 become set (CSWIF = 1). If Clock Switch Interrupts are enabled (CLKSIE = 1), an interrupt will be generated at that time. The Oscillator Ready (ORDY) bit of OSCCON3 can also be polled to determine when the oscillator is ready in lieu of an interrupt.

If the Clock Switch Hold (CSWHOLD) bit of OSCCON3 is clear, the oscillator switch will occur when the New Oscillator is ready bit (NOSCR) is set, and the interrupt (if enabled) will be serviced at the new oscillator setting.

If CSWHOLD is set, the oscillator switch is suspended, while execution continues using the current (old) clock source. When the NOSCR bit is set, software should:

- Set CSWHOLD = 0 so the switch can complete, or
- Copy COSC into NOSC to abandon the switch.

If DOZE is in effect, the switch occurs on the next clock cycle, whether or not the CPU is operating during that cycle.

Changing the clock post-divider without changing the clock source (i.e., changing Fosc from 1 MHz to 2 MHz) is handled in the same manner as a clock source change, as described previously. The clock source will already be active, so the switch is relatively quick. CSWHOLD must be clear (CSWHOLD = 0) for the switch to complete.

The current COSC and CDIV are indicated in the OSCCON2 register up to the moment when the switch actually occurs, at which time OSCCON2 is updated and ORDY is set. NOSCR is cleared by hardware to indicate that the switch is complete.

6.3.2 PLL INPUT SWITCH

Switching between the PLL and any non-PLL source is managed as described above. The input to the PLL is established when NOSC selects the PLL, and maintained by the COSC setting.

When NOSC and COSC select the PLL with different input sources, the system continues to run using the COSC setting, and the new source is enabled per NOSC. When the new oscillator is ready (and CSWHOLD = 0), system operation is suspended while the PLL input is switched and the PLL acquires lock.

Note: If the PLL fails to lock, the FSCM will trigger.


6.3.3 CLOCK SWITCH AND SLEEP

If OSCCON1 is written with a new value and the device is put to Sleep before the switch completes, the switch will not take place and the device will enter Sleep mode.

When the device wakes from Sleep and the CSWHOLD bit is clear, the device will wake with the 'new' clock active, and the clock switch interrupt flag bit (CSWIF) will be set.

When the device wakes from Sleep and the CSWHOLD bit is set, the device will wake with the 'old' clock active and the new clock will be requested again.

FIGURE 6-6: CLOCK SWITCH (CSWHOLD = 0)




2: The assertion of NOSCR is hidden from the user because it appears only for the duration of the switch.

OSCCON1 WRITTEN **OSC #1 OSC #2** ORDY NOSCR NOTE 1 ÷ CSWIF USER 1 1 CSWHOLD CLEAR Note 1: CSWIF is asserted coincident with NOSCR, and may be cleared before or after clearing CSWHOLD = 0.

FIGURE 6-7: CLOCK SWITCH (CSWHOLD = 1)






6.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC and Secondary Oscillator).

FIGURE 6-9: FSCM BLOCK DIAGRAM



6.4.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 6-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

6.4.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to the HFINTOSC at 1 MHz clock frequency and sets the bit flag OSFIF of the PIR1 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits of the OSCCON1 register.

6.4.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

6.4.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. Therefore, the device will always be executing code while the OST is operating.




FIGURE 6-10: FSCM TIMING DIAGRAM

6.5 Register Definitions: Oscillator Control

REGISTER 6-1: OSCCON1: OSCILLATOR CONTROL REGISTER1

U-0	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q	
	NOSC<2:0> ^(2,3)			NDIV<3:0> ^(2,3,4)				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting

bit 7	Unimplemented: Read as '0'
bit 6-4	NOSC<2:0>: New Oscillator Source Request bits
	The setting requests a source oscillator and PLL combination per Table 6-1.
	POR value = RSTOSC (Register 4-1).
bit 3-0	NDIV<3:0>: New Divider Selection Request bits
	The setting determines the new postscaler division ratio per Table 6-1.
Note 1:	The default value (f/f) is set equal to the RSTOSC Configuration bits.
2.	If NOSC is written with a reserved value (Table 6.1), the operation is ignored and neither NOSC nor NDIV

- 2: If NOSC is written with a reserved value (Table 6-1), the operation is ignored and neither NOSC nor NDIV is written.
- 3: When CSWEN = 0, this register is read-only and cannot be changed from the POR value.
- 4: When NOSC = 110 (HFINTOSC 4 MHz), the NDIV bits will default to '0010' upon Reset; for all other NOSC settings the NDIV bits will default to '0000' upon Reset.

REGISTER 6-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-n/n ⁽²⁾							
—	COSC<2:0>			CDIV<3:0>				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'

bit 6-4 **COSC<2:0>:** Current Oscillator Source Select bits (read-only)

Indicates the current source oscillator and PLL combination per Table 6-1.

bit 3-0 **CDIV<3:0>:** Current Divider Select bits (read-only)

Indicates the current postscaler division ratio per Table 6-1.

Note 1: The POR value is the value present when user code execution begins.

2: The reset value (n/n) is the same as the NOSC/NDIV bits.

TABLE 6-1: NOSC/COSC BIT SETTINGS

NOSC<2:0>/ COSC<2:0>	Clock Source				
111	EXTOSC ⁽¹⁾				
110	HFINTOSC ⁽²⁾				
101	LFINTOSC				
100	SOSC				
011	Reserved (it operates like NOSC = 110)				
010	EXTOSC with 4x PLL ⁽¹⁾				
001	HFINTOSC with 2x PLL ⁽²⁾				
000	Reserved (it operates like NOSC = 110)				
Note 1: EXTOSC configured by the EEXTOSC bits of					

Note 1: EXTOSC configured by the FEXTOSC bits of Configuration Word 1 (Register 4-1).

2: HFINTOSC settings are configured with the HFFRQ bits of the OSCFRQ register (Register 6-6).

TABLE 6-2: NDIV/CDIV BIT SETTINGS

NDIV<3:0>/ CDIV<3:0>	Clock divider			
1111-1010	Reserved			
1001	512			
1000	256			
0111	128 64 32			
0110				
0101				
0100	16			
0011	8			
0010	4			
0001	2			
0000	1			

REGISTER 6-3: OSCCON3: OSCILLATOR CONTROL REGISTER 3

R/W/HC-0/0	R/W-0/0	U-0	R-0/0	R-0/0	U-0	U-0	U-0
CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7	CSWHOLD: Clock Switch Hold bit
	 1 = Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready 0 = Clock switch may proceed when the oscillator selected by NOSC is ready; if this bit is clear at the time that NOSCR becomes '1', the switch will occur
bit 6	SOSCPWR: Secondary Oscillator Power Mode Select bit
	 1 = Secondary oscillator operating in High-power mode 0 = Secondary oscillator operating in Low-power mode
bit 5	Unimplemented: Read as '0'.
bit 4	 ORDY: Oscillator Ready bit (read-only) 1 = OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC 0 = A clock switch is in progress
bit 3	NOSCR: New Oscillator is Ready bit (read-only)
	 1 = A clock switch is in progress and the oscillator selected by NOSC indicates a "ready" condition 0 = A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready
bit 2-0	Unimplemented: Read as '0'

R-q/q	R-0/q	R-0/q	R-0/q	R-q/q	R-q/q	U-0	R-q/q	
EXTOR	HFOR	MFOR	LFOR	SOR	ADOR		PLLR	
bit 7	•		•				bit (
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplem	ented bit, read as	'0'		
u = Bit is uncha	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all other	Resets	
'1' = Bit is set		'0' = Bit is cleared						
bit 7	1 = The osc	DSC (external) Os illator is ready to illator is not enab	be used	bit t ready to be used	d.			
bit 6	1 = The osc	- ····································						
bit 5	1 = The oscil	FOSC Oscillator F lator is ready to b lator is not enable	e used	ready to be used				
bit 4	1 = The osc	OSC Oscillator Re illator is ready to illator is not enabl	be used	t ready to be used	J.			
bit 3	1 = The osc	ary (Timer1) Osci illator is ready to illator is not enabl	be used	t ready to be used	J.			
bit 2	 ADOR: FRC Oscillator Ready bit 1 = The oscillator is ready to be used 0 = The oscillator is not enabled, or is not yet ready to be used 							
bit 1	Unimplement	ed: Read as '0'		-				
bit 0 PLLR: PLL is Ready bit 1 = The PLL is ready to be used 0 = The PLL is not enabled, the required input source is not ready, or the PLL is not locked.								

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	—	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7		ternal Oscillato					
		C is explicitly e		•	d by FEXTOSC	<u>,</u>	
L # C		C could be ena	,		:.		
bit 6		NTOSC Oscilla DSC is explicitly				0	
		OSC could be e		•		G	
bit 5	MFOEN: MF	INTOSC Oscilla	ator Manual Re	equest Enable l	bit		
		SC is explicitly					
		SC could be en	•				
bit 4		NTOSC (31 kHz		anual Request	Enable bit		
		OSC is explicitly OSC could be e		ther module			
bit 3		econdary (Time			t bit		
bit o		lary oscillator is	,			SOSCPWR	
	0 = Second	dary oscillator c	ould be enable	ed by another n	nodule		
bit 2	ADOEN: FRC Oscillator Manual Request Enable bit						
		explicitly enable		odulo			
hit 1 0		ould be enabled	-	ouule			
bit 1-0	Unimplemen	nted: Read as '	U				

REGISTER 6-5: OSCEN: OSCILLATOR MANUAL ENABLE REGISTER

REGISTER	TER 6-6: OSCFRQ: HFINTOSC FREQUENCY SELECTION REGISTER						
U-0	U-0	U-0	U-0	U-0	R/W-q/q	R/W-q/q	R/W-q/q
_	—	—	_	—	— HFFRQ<2:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	t	'0' = Bit is cleared					
bit 7-3	Unimplemer	nted: Read as '	0'				
bit 2-0	t 2-0 HFFRQ<2:0>: HFINTOSC Frequency Selection bits						
Nominal Freq (MHz) (NOSC = 110): 111 = Reserved							

- 111 = Reserved 110 = 32 101 = 16 100 = 12 011 = 8 010 = 4 001 = 2 000 = 1
- **Note 1:** When RSTOSC=110 (HFINTOSC 1 MHz), the HFFRQ bits will default to '010' upon Reset; when RSTOSC = 000 (HFINTOSC 32 MHz), the HFFRQ bits will default to '110' upon Reset.

bit bit

REGISTER 6-7: OSCTUNE: HFINTOSC TUNING REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			HFTU	N<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

t 7-6	Unimplemented: Read as '0'.
t 5-0	HFTUN<5:0>: HFINTOSC Frequency Tuning bits 10 0000 = Minimum frequency
	•
	•
	•
	10 0001
	00 0000 = Center frequency. Oscillator module is running at the calibrated frequency (default value).
	01 1111
	•
	•
	•
	01 1111 = Maximum frequency

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON1	_	I	NOSC<2:0>			NDIV<3	3:0>		103
OSCCON2	_	Ú	COSC<2:0>		CDIV<3:0>				103
OSCCON3	CWSHOLD	SOSCPWR	_	ORDY	NOSCR		_		104
OSCFRQ	_	_			_	HFFRQ<2:0>			107
OSCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	_	PLLR	105
OSCTUNE	_	_	HFTUN<5:0>					108	
OSCEN	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	_	_	106

TABLE 6-3:SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 6-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	FCMEN	_	CSWEN	_	_	CLKOUTEN	74
CONFIG1	7:0	_	F	RSTOSC<2:0	>	—	F	EXTOSC<2:0	>	74

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.





7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx registers)

The PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.


For additional information on a specific interrupt's operation, refer to its peripheral chapter.


Note 1:	Individual	inte	rrupt	flag	bits	s are	e set,
	regardless	of	the	state	of	any	other
	enable bits						

2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.





5: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Saving Operation Modes" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- · BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Register Definitions: Interrupt Control

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0	R/W-1/1
GIE	PEIE		—	—	—	_	INTEDG
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown				-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set '0' = Bit is cleared			ared				
bit 7 bit 6	1 = Enables a 0 = Disables a	nterrupt Enable all active interru all interrupts eral Interrupt El	ipts				
		all active periph all peripheral in	•				
bit 5-1	Unimplemen	ted: Read as '	0'				
bit 0	1 = Interrupt of	errupt Edge Sel on rising edge o on falling edge	of INT pin				

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0		
—	—	TMR0IE	IOCIE		—	—	INTE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardware set					
bit 7-6	Unimplemen	ted: Read as ')'						

REGISTER 7-2: PIE0: PERIPHERAL INTERRUPT ENABLE REGISTER 0

bit 5	 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt
bit 4	 IOCIE: Interrupt-on-Change Interrupt Enable bit 1 = Enables the IOC change interrupt 0 = Disables the IOC change interrupt
bit 3-1	Unimplemented: Read as '0'
bit 0	 INTE: INT External Interrupt Flag bit⁽¹⁾ 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt

Note 1: The External Interrupt GPIO pin is selected by INTPPS (Register 13-1).

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt
	controlled by PIE1-PIE8. Interrupt sources
	controlled by the PIE0 register do not
	require PEIE to be set in order to allow
	interrupt vectoring (when GIE is set).

REGISTER 7	7-3: PIE1:	PERIPHERAL	. INTERRUP	PT ENABLE	REGISTER 1		
R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
OSFIE	CSWIE	—	_	_	—	ADTIE	ADIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is uncl	hanged	x = Bit is unkn	own	-n/n = Value	at POR and BOI	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7	OSFIE: Osc	illator Fail Interru	pt Enable bit				
	1 = Enables	the Oscillator Fa	il Interrupt				
bit 6	CSWIE: Clo	ck Switch Compl	ete Interrupt	Enable bit			
		k switch module k switch module					
bit 5-2	Unimpleme	nted: Read as '0)'				
bit 1	ADTIE: Ana	log-to-Digital Cor	nverter (ADC)	Threshold Co	mpare Interrupt	Enable bit	
		the ADC thresho the ADC thresh					
bit 0	ADIE: Analo	g-to-Digital Conv	verter (ADC) I	nterrupt Enabl	e bit		
		the ADC interrup the ADC interru					
	PEIE of the IN	ITCON register n	nust be set to	enable any pe	eripheral interrup	ot controlled by	registers

PIE1-PIE8.

U-0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	ZCDIE	_	_	_	_	C2IE	C1IE
bit 7						<u> </u>	bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
u = Bit is und	changed	x = Bit is unkr	iown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is se	t	'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as '	כי				
bit 6	ZCDIE: Zero-	-Cross Detectio	n (ZCD) Inter	rupt Enable bit			
		the ZCD interru	•				
bit 5-2	Unimplemen	ted: Read as '	כי				
bit 1	1 = Enables	arator C2 Interru the Comparato the Comparato	r C2 interrupt				
bit 0	C1IE: Compa	arator C1 Interru	upt Enable bit				
		the Comparato the Comparato	•				
	it PEIE of the IN	-					

REGISTER 7-4: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE8.

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE
bit 7						•	bit 0
Legend:							
R = Read		W = Writable		-	nented bit, read		
	unchanged	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is	set	'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	o'				
bit 5	-	T Receive Inter		it			
-		the USART rec	•				
	0 = Enables	the USART rec	eive interrupt				
bit 4	TXIE: USART	Transmit Inter	rupt Enable b	it			
		the USART tra					
L:1 0		the USART tra	•				
bit 3		SP2 Bus Collisi us Collision inte					
		us Collision inte					
bit 2		chronous Seria	•		able bit		
	•	us collision Inte	•	, .			
	0 = Disables	the MSSP Inte	rrupt				
bit 1		SP1 Bus Collisi		nable bit			
		us collision inte us collision inte					
bit 0			•		abla hit		
	•	chronous Seria the MSSP inter	•	r) menupi En			
		the MSSP inte					
Note:	Bit PEIE of the IN	•					
	set to enable and controlled by PIE1		Interrupt				

REGISTER 7-5: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE
bit 7		÷					bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at a						R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	HS = Hardwa	re set		
bit 7-6	Unimplomor	nted: Read as '	o'				
bit 5	-	R6 to PR6 Mate		nable hit			
DILU		s the Timer6 to					
		s the Timer6 to					
bit 4	TMR5IE: Tim	er5 Overflow Ir	nterrupt Enabl	e bit			
		s the Timer5 ov					
	0 = Disable	s the Timer5 ov	erflow interru	pt			
bit 3		R4 to PR4 Mate	•				
		s the Timer4 to					
		s the Timer4 to		-			
bit 2		R3 Overflow In	•				
		s the Timer3 ov s the Timer3 ov					
bit 1		R2 to PR2 Mat	•				
		s the Timer2 to					
		s the Timer2 to					
bit 0	TMR1IE: Tim	ner1 Overflow Ir	nterrupt Enabl	e bit			
		s the Timer1 ov					
	0 = Enables	s the Timer1 ov	erflow interrup	ot			
Note: Bit	t PEIE of the IN		must be				
	t to enable a						
	ntrolled by regis						

REGISTER 7-6: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
CLC4IE	CLC3IE	CLC2IE	CLC1IE	_	TMR5GIE	TMR3GIE	TMR1GIE
bit 7		·					bit (
Legend:	1 1 2						
R = Readal		W = Writable		•	mented bit, read		4h D 4-
u = Bit is ur	•	x = Bit is unkr			at POR and BO	R/value at all c	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared	HS = Hardw	are set		
bit 7	1 = CLC4 ir	C4 Interrupt Ena nterrupt enableo nterrupt disable	b				
bit 6	1 = CLC3 ir	C3 Interrupt Ena nterrupt enableo nterrupt disable	b				
bit 5	1 = CLC2 ir	C2 Interrupt Ena nterrupt enableo nterrupt disable	b				
bit 4	1 = CLC1 ir	C1 Interrupt Ena nterrupt enabled nterrupt disable	b				
bit 3	Unimplemer	nted: Read as '	0'				
bit 2	1 = Enables	 TMR5GIE: Timer5 Gate Interrupt Enable bit 1 = Enables the Timer5 gate acquisition interrupt 0 = Disables the Timer5 gate acquisition interrupt 					
bit 1	 TMR3GIE: Timer3 Gate Interrupt Enable bit 1 = Enables the Timer3 gate acquisition interrupt 0 = Disables the Timer3 gate acquisition interrupt 						
bit 0	1 = Enables	imer1 Gate Inte s the Timer1 ga s the Timer1 ga	te acquisition	interrupt			
:	Bit PEIE of the IN set to enable a controlled by regis	ny peripheral	interrupt				

REGISTER 7-7: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

REGISTI	ER /-0. FIEO.	PERIPHERA			REGISTER 0		
U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_		<u> </u>	CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE
bit 7							bit
Legend:							
R = Read	lable bit	W = Writable	bit		mented bit, read		
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is	set	'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7-5	Unimpleme	nted: Read as '	0'.				
bit 4		P5 Interrupt En					
		nterrupt is enab					
		nterrupt is disat					
bit 3		P4 Interrupt En					
		nterrupt is enab					
	0 = CCP4 i	nterrupt is disat	bled				
bit 2		P3 Interrupt En					
		nterrupt is enab					
		nterrupt is disat					
bit 1		P2 Interrupt En					
		nterrupt is enab					
	0 = CCP2 interrupt is disabled						
bit 0		P1 Interrupt En					
		nterrupt is enab					
	0 = CCP1 i	nterrupt is disab	led				
Note:			must bo				
Note:	Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt						
	controlled by regi						

REGISTER 7-8: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

	-9. FIE7.	R/W-0/0	R/W-0/0	U-0	R/W-0/0		
R/W-0/0				0-0		R/W-0/0	R/W-0/0
SCANIE	CRCIE	NVMIE	NCO1IE	—	CWG3IE	CWG2IE	CWG1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardw	are set		
bit 7	1 = Enables	nner Interrupt the scanner ir the scanner i	iterrupt				
bit 6	1 = Enables	Interrupt Enab the CRC inter the CRC inter	rupt				
bit 5	1 = NVM tas	Interrupt Enat sk complete int errupt not enal	errupt enable	d			
bit 4	 NCO1IE: NCO Interrupt Enable bit 1 = NCO rollover interrupt enabled 0 = NCO rollover interrupt disabled 						
bit 3	Unimplemen	ted: Read as '	0'.				
bit 2	•						
bit 1							
bit 0							
set	PEIE of the IN t to enable au ntrolled by regis	ny peripheral	interrupt				

REGISTER 7-9: PIE7: PERIPHERAL INTERRUPT ENABLE REGISTER 7

			-				
U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all ot	her Resets
'1' = Bit is set		'0' = Bit is clea	red	HS = Hardwa	are set		
bit 7-6 Unimplemented: Read as '0'. bit 6 SMT2PWAIE: SMT2 Pulse-Width Acquisition Interrupt Enable bit 1 = Enables the SMT acquisition interrupt 0 = Disables the SMT acquisition interrupt bit 5 SMT2PRAIE: SMT2 Period Acquisition Interrupt Enable bit 1 = Enables the SMT acquisition Interrupt Enables bit 1 = Enables the SMT acquisition interrupt 0 = Disables the SMT acquisition interrupt 0 = Disables the SMT acquisition interrupt 0 = Disables the SMT acquisition interrupt							
bit 4 SMT2IE: SMT2 Overflow Interrupt Enable bit 1 = Enables the SMT overflow interrupt 0 = Disables the SMT overflow interrupt							
<pre>bit 2 SMT1PWAIE: SMT1 Pulse-Width Acquisition Interrupt Enable bit 1 = Enables the SMT acquisition interrupt 0 = Disables the SMT acquisition interrupt</pre>							
bit 1		SMT1 Period A	caulisition Inter	runt Enable b	it		

REGISTER 7-10: PIE8: PERIPHERAL INTERRUPT ENABLE REGISTER 8

1 = Enables the SMT acquisition interrupt0 = Disables the SMT acquisition interrupt

SMT1IE: SMT1 Overflow Interrupt Enable bit 1 = Enables the SMT overflow interrupt

Disables the SMT overflow interrupt

Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE8.

bit 0

Note:

0 =

U-0	U-0	R/W/HS-0/0	R-0	U-0	U-0	U-0	R/W/HS-0/0
—	_	TMR0IF	IOCIF	_	—	—	INTF ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HS= Hardwa	re Set		
bit 7-6 Unimplemented: Read as '0' bit 5 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow							
 bit 4 IOCIF: Interrupt-on-Change Interrupt Flag bit (read-only)⁽²⁾ 1 = One or more of the IOCAF-IOCEF register bits are currently set, indicating an enabled edge was detected by the IOC module. 0 = None of the IOCAF-IOCEF register bits are currently set 							
bit 3-1	bit 3-1 Unimplemented: Read as '0'						
bit 0	INTF: INT Ex	ternal Interrupt	Flag bit ⁽¹⁾				
 1 = The INT external interrupt occurred (must be cleared in software) 0 = The INT external interrupt did not occur 							
Note 1. Th	e External Inter	runt CPIO nin i	s selected by		eter 13-1)		

REGISTER 7-11: PIR0: PERIPHERAL INTERRUPT STATUS REGISTER 0

- **Note 1:** The External Interrupt GPIO pin is selected by INTPPS (Register 13-1).
 - 2: The IOCIF bits are the logical OR of all the IOCAF-IOCEF flags. Therefore, to clear the IOCIF flag, application firmware should clear all of the lower level IOCAF-IOCEF register bits.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of					
	its corresponding enable bit or the Global					
	Enable bit, GIE, of the INTCON register.					
	User software should ensure the					
	appropriate interrupt flag bits are clear					
	prior to enabling an interrupt.					

R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
OSFIF	CSWIF	_	—	_	_	ADTIF	ADIF
bit 7	ł						bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is und	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is se	t	'0' = Bit is clea	ared	HS = Hardwa	ire set		
bit 7	OSFIF : Oscill	ator Fail-Safe I	nterrupt Flag	bit			
	 1 = Oscillator fail-safe interrupt has occurred (must be cleared in software) 0 = No oscillator fail-safe interrupt 						
bit 6	CSWIF: Clock	k Switch Comp	lete Interrupt	Flag bit			
		switch module switch does no			tion (must be cl tion	eared in softwa	ıre)
bit 5-2	Unimplemen	ted: Read as '	0'				
bit 1	1 = An A/D m	ADTIF: Analog-to-Digital Converter (ADC) Threshold Compare Interrupt Flag bit 1 = An A/D measurement was beyond the configured threshold (must be cleared in software) 0 = A/D measurements have been within the configured threshold					
bit 0	1 = An A/D co	-to-Digital Conv onversion or co onversion or co	mplex operati	on has comple	ted (must be cl	eared in softwa	re)
cc its U a	terrupt flag bits a ondition occurs, r s corresponding nable bit, GIE, c ser software opropriate interre	egardless of the enable bit or th of the INTCON should ensu upt flag bits a	e state of le Global register. ure the				

REGISTER 7-12: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

prior to enabling an interrupt.

U-0	R/W/HS-0/0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	ZCDIF				—	C2IF	C1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set

bit 7	Unimplemented: Read as '0'
bit 6	ZCDIF: Zero-Cross Detect (ZCD) Interrupt Flag bit
	 1 = An enabled rising and/or falling ZCD event has been detected (must be cleared in software) 0 = No ZCD event has occurred
bit 5-2	Unimplemented: Read as '0'
bit 1	C2IF : Comparator C2 Interrupt Flag bit 1 = Comparator 2 interrupt asserted (must be cleared in software) 0 = Comparator 2 interrupt not asserted
bit 0	C1IF: Comparator C1 Interrupt Flag bit
	 1 = Comparator 1 interrupt asserted (must be cleared in software) 0 = Comparator 1 interrupt not asserted
Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of

Note:	Interrupt flag bits are set when an interrupt					
	condition occurs, regardless of the state of					
	its corresponding enable bit or the Global					
	Enable bit, GIE, of the INTCON register.					
	User software should ensure the					
	appropriate interrupt flag bits are clear					
	prior to enabling an interrupt.					

REGISTE	R 7-14: PIR3:	PERIPHERA	L INTERRU	IPT REQUES	T REGISTER	3	
U-0	U-0	R-0	R-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF
bit 7						·	bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is s	set	'0' = Bit is clea	ared	HS = Hardwa	are clearable		
bit 7-6	-	ted: Read as '					
bit 5				ead-only) bit ⁽¹⁾			
				npty (contains a	t least one byte)	
bit 4		ART receive bu					
DIL 4				ead-only) bit ⁽²⁾ s at least one ui		^	
				ntly full. The app			rite to TXRE
				ilable in the trai			
bit 3	BCL2IF: MSS	SP2 Bus Collisi	on Interrupt I	Flag bit			
			•	e cleared in soft	ware)		
	• • • • • • • • • •	ollision was det					
bit 2	•			2) Interrupt Fla	•		`
				ndition is compl ion/Bus Conditi		eared in softwa	re)
bit 1	•	SP1 Bus Collisi	•		on in progrooo		
			-	e cleared in soft	ware)		
		ollision was de			,		
bit 0	SSP1IF: Syn	chronous Seria	al Port (MSSF	P1) Interrupt Fla	g bit		
				ndition is compl		eared in softwa	re)
	0 = Waiting f	or the Transmi	ssion/Recept	ion/Bus Conditi	on in progress		
	The RCIF flag is a times to remove a				mware must rea	ad from RCRE	G enough
	The TXIF flag is a						
	firmware must writ does not indicate t					es in the buffer.	The TXIF flag
		ransmit comple			ose insteau).		

Note:	Interrupt flag bits are set when an interrupt							
	condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

	-10. 111.4.			INLGOLO		7					
U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0				
_	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF				
bit 7							bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	are set						
bit 7-6	Unimplemer	nted: Read as '	0'								
bit 5		er6 Interrupt FI	•								
		1 = The TMR6 postscaler overflowed, or in 1:1 mode, a TMR6 to PR6 match occurred (must be cleared in coffuse)									
in software) 0 = No TMR6 event has occurred											
bit 4	TRM5IF: Tim	TRM5IF: Timer5 Overflow Interrupt Flag bit									
	1 = TMR5 overflow occurred (must be cleared in software)										
	0 = No TMR5	5 overflow occu	rred								
bit 3	TRM4IF: Timer4 Interrupt Flag bit										
	1 = The TMR4 postscaler overflowed, or in 1:1 mode, a TMR4 to PR4 match occurred (must be cleared in software)										
	0 = No TMR4 event has occurred										
bit 2	TRM3IF: Tim	ner3 Overflow Ir	iterrupt Flag b	it							
	1 = TMR3 overflow occurred (must be cleared in software)										
	0 = No TMR3 overflow occurred										
bit 1		er2 Interrupt FI	-								
	1 = The TMR: in softw	•	erflowed, or in	1:1 mode, a TN	MR2 to PR2 mat	ch occurred (m	ust be cleared				
		2 event has occ	urred								
bit 0	TRM1IF: Tim	er1 Overflow Ir	iterrupt Flag b	it							
		erflow occurred			e)						
		1 overflow occu	•		-						

REGISTER 7-15: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4

REGISTER 7		PERIPHERA									
R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0				
CLC4IF	CLC3IF	CLC2IF	CLC1IF	—	TMR5GIF	TMR3GIF	TMR1GIF				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	ire set						
bit 7		4 Interrupt Flag	-								
	 1 = A CLC4OUT interrupt condition has occurred (must be cleared in software) 0 = No CLC4 interrupt event has occurred 										
bit 6		•									
	CLC3IF: CLC3 Interrupt Flag bit 1 = A CLC4OUT interrupt condition has occurred (must be cleared in software)										
	1 - A CLC4OOT interrupt condition has occurred (must be cleared in software) $0 = No CLC4$ interrupt event has occurred										
bit 5	CLC2IF: CLC2 Interrupt Flag bit										
	1 = A CLC4OUT interrupt condition has occurred (must be cleared in software)										
	0 = No CLC4 interrupt event has occurred										
bit 4	CLC1IF: CLC1 Interrupt Flag bit 1 = A CLC4OUT interrupt condition has occurred (must be cleared in software)										
		interrupt co			be cleared in so	itware)					
bit 3		ted: Read as '									
bit 2	TMR5GIF: Timer5 Gate Interrupt Flag bit										
	1 = The Timer5 Gate has gone inactive (the gate is closed)										
	0 = The Timer5 Gate has not gone inactive										
bit 1	TMR3GIF: Timer3 Gate Interrupt Flag bit										
	1 = The Timer5 Gate has gone inactive (the gate is closed)										
bit 0	 0 = The Timer5 Gate has not gone inactive TMR1GIF: Timer1 Gate Interrupt Flag bit 										
		r1 Gate has go		ne gate is close	ed)						
		r1 Gate has no			/						
Note: Inte	errupt flag bits a	re set when an	interrupt								
cor	ndition occurs, r	egardless of the	e state of								
its	corresponding (able bit, GIE, c	enable bit or th	e Global								

REGISTER 7-16: PIR5: PERIPHERAL INTERRUPT REQUEST REGISTER 5

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/	0 R/W/HS-0/0	R/W/HS-0/					
—	—	—	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF					
bit 7							bi					
Legend:												
R = Readable	bit	W = Writable bi	t	U = Unimpleme	ented bit, read	l as '0'						
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value at	POR and BO	R/Value at all other I	Resets					
'1' = Bit is set		'0' = Bit is clear	ed	HS = Hardware	e set							
bit 7-5	Unimpleme	nted: Read as '0'										
bit 4	CCP5IF: CC	PSIF: CCP5 Interrupt Flag bit										
				CCPM	Mode							
	Value	Capture		Compare		PWM						
	1	Capture occurred (must be cleared in software)		Compare match occurred (must be cleared in software)		Output trailing edge occurred (must be cleared in software)						
	0	Capture did not occur		Compare match did not occur		Output trailing edge did not occur						
bit 3	CCP4IF: CC	P4 Interrupt Flag bi	t									
		1 9		CCPM Mode								
	Value	Captu	re	Comp	are	PWM						
	1	Capture occurred (must be cleared in s	oftware)	Compare match o (must be cleared i		Output trailing edge occurred (must be cleared in software)						
	0	Capture did not occur		Compare match d	id not occur	Output trailing edge di	d not occur					
bit 2	CCP3IF: CC	P3 Interrupt Flag bi	t									
	Value	CCPM Mode										
	Value	Captu	re	Comp	are	PWM						
				Compare match occurred (must be cleared in software)			currod					
	1	Capture occurred (must be cleared in s	oftware)			Output trailing edge of (must be cleared in so						
	1		,		n software)		ftware)					
bit 1	0	(must be cleared in s	r	(must be cleared i	n software)	(must be cleared in so	ftware)					
bit 1	CCP2IF: CC	(must be cleared in s Capture did not occu	r	(must be cleared i	n software) id not occur	(must be cleared in so	ftware)					
bit 1	0	(must be cleared in s Capture did not occu	r t	(must be cleared i Compare match d	n software) id not occur Mode	(must be cleared in so	ftware) d not occur					
bit 1	CCP2IF: CC	(must be cleared in s Capture did not occu CP2 Interrupt Flag bi	r t re	(must be cleared i Compare match d CCPM	n software) id not occur Mode are ccurred	(must be cleared in so Output trailing edge di	ftware) d not occur d not occur					
bit 1	CCP2IF: CC	(must be cleared in s Capture did not occu P2 Interrupt Flag bi Capture Capture occurred	r t re oftware)	(must be cleared i Compare match d CCPM Compare match o	n software) id not occur Mode are ccurred n software)	(must be cleared in so Output trailing edge di PWN Output trailing edge or	ftware) d not occur d not occur d not occur d ftware)					
	0 CCP2IF: CC Value	(must be cleared in s Capture did not occu P2 Interrupt Flag bi Capture occurred (must be cleared in s	r t re oftware) r	(must be cleared i Compare match d CCPM Compare match o (must be cleared i	n software) id not occur Mode are ccurred n software)	(must be cleared in so Output trailing edge di PWN Output trailing edge oo (must be cleared in so	ftware) d not occur d not occur d not occur d ftware)					
	0 CCP2IF: CC Value 1 0 CCP1IF: CC	(must be cleared in s Capture did not occu P2 Interrupt Flag bi Capture Capture occurred (must be cleared in s Capture did not occu	r t re oftware) r	(must be cleared i Compare match d CCPM Compare match o (must be cleared i	n software) id not occur Mode are ccurred n software) id not occur	(must be cleared in so Output trailing edge di PWN Output trailing edge oo (must be cleared in so	ftware) d not occur d not occur d not occur d ftware)					
	0 CCP2IF: CC Value	(must be cleared in s Capture did not occu P2 Interrupt Flag bi Capture Capture occurred (must be cleared in s Capture did not occu	r t re oftware) r t	(must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d	n software) id not occur Mode are ccurred n software) id not occur Mode	(must be cleared in so Output trailing edge di PWN Output trailing edge oo (must be cleared in so	ftware) d not occur d not occur ccurred ftware) d not occur					
bit 1 bit 0	0 CCP2IF: CC Value 1 0 CCP1IF: CC	(must be cleared in s Capture did not occu P2 Interrupt Flag bi Capture occurred (must be cleared in s Capture did not occu P1 Interrupt Flag bi	r t re oftware) r t t re	(must be cleared i Compare match d CCPM Compare match o (must be cleared i Compare match d Compare match d	n software) id not occur Mode are ccurred n software) id not occur Mode are ccurred	(must be cleared in so Output trailing edge di PWN Output trailing edge or (must be cleared in so Output trailing edge di	ftware) d not occur d not occur ccurred ftware) d not occur d not occur					

REGISTER 7-17: PIR6: PERIPHERAL INTERRUPT REQUEST REGISTER 6

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER	7-18: PIR6:	PERIPHERA		PT REQUES	T REGISTER	6							
U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0						
_	_	_	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF						
bit 7					•		bit 0						
Legend:						(a)							
R = Readable		W = Writable b		•	ented bit, read as								
u = Bit is uncl	•	x = Bit is unkno			POR and BOR/V	alue at all other F	Resets						
'1' = Bit is set	['0' = Bit is clear	ed	HS = Hardwar	e set								
bit 7-5	Unimplemente	d: Read as '0'											
bit 4	-	Unimplemented: Read as '0' CCP5IF: CCP5 Interrupt Flag bit											
	CCP5IF = 1:												
		Capture mode: Capture occurred (must be cleared in software)											
		Compare mode: Compare match occurred (must be cleared in software)											
		PWM mode: Output trailing edge occurred (must be cleared in software)											
		<u>CCP5IF = 0</u> : Capture mode: Capture did not occur											
		Compare mode: Compare match did not occur											
h # 0		utput trailing edg											
bit 3		CCP4IF: CCP4 Interrupt Flag bit											
		<u>CCP4IF = 1</u> : Capture mode: Capture occurred (must be cleared in software)											
	•	Compare mode: Compare match occurred (must be cleared in software)											
		PWM mode: Output trailing edge occurred (must be cleared in software) CCP4IF = 0:											
		CCP4IF = 0: Capture mode: Capture did not occur											
	Compare mode: Compare match did not occur												
		utput trailing edg											
bit 2		Interrupt Flag b	it										
		CCP3IF = 1:											
		Capture mode: Capture occurred (must be cleared in software) Compare mode: Compare match occurred (must be cleared in software)											
		PWM mode: Output trailing edge occurred (must be cleared in software)											
	CCP3IF = 0:	<u>CCP3IF = 0</u> :											
		Capture mode: Capture did not occur											
		Compare mode: Compare match did not occur PWM mode: Output trailing edge did not occur											
bit 1		Interrupt Flag b											
	CCP2IF = 1:												
		Capture mode: Capture occurred (must be cleared in software)											
	•	Compare mode: Compare match occurred (must be cleared in software)											
	PWM mode: Output trailing edge occurred (must be cleared in software) CCP2IF = 0:												
		Capture did not	occur										
		: Compare mato											
		utput trailing edg											
bit 0		Interrupt Flag b	it										
	$\frac{\text{CCP1IF} = 1}{\text{Capture mode}}$	Capture occurre	d (must be clea	red in software)									
		: Compare mato											
	PWM mode: O	utput trailing edg											
	$\frac{\text{CCP1IF} = 0}{2}$	O anta l'ita											
		Capture did not Compare mate											
		utput trailing edg											

REGISTER 7-18: PIR6: PERIPHERAL INTERRUPT REQUEST REGISTER 6

-n/n = Value a HS = Hardwa upt Flag bit IGO 1 to 0 trans on is still in pro	nsition has occurre gress on has occurred)	Value at all o	CWG1IF bit (
-n/n = Value a HS = Hardwa upt Flag bit IGO 1 to 0 trans on is still in pro	at POR and BOR/ re set nsition has occurre ogress on has occurred)	Value at all o										
-n/n = Value a HS = Hardwa upt Flag bit IGO 1 to 0 trans on is still in pro	at POR and BOR/ re set nsition has occurre ogress on has occurred)	Value at all o	other Resets									
-n/n = Value a HS = Hardwa upt Flag bit IGO 1 to 0 trans on is still in pro	at POR and BOR/ re set nsition has occurre ogress on has occurred)	Value at all o	other Resets									
-n/n = Value a HS = Hardwa upt Flag bit IGO 1 to 0 trans on is still in pro	at POR and BOR/ re set nsition has occurre ogress on has occurred)	Value at all o	other Resets									
HS = Hardwa upt Flag bit IGO 1 to 0 tran on is still in pro	re set nsition has occurre ngress on has occurred)		other Resets									
upt Flag bit IGO 1 to 0 trar on is still in pro 7 1 to 0 transitio on is still in pro	nsition has occurre gress on has occurred)	ed)										
IGO 1 to 0 tran on is still in pro 7 1 to 0 transition on is still in pro	gress on has occurred)	ed)										
on is still in pro ′ 1 to 0 transitio on is still in pro	gress on has occurred)	ed)										
on is still in pro												
on is still in pro			CRCIF: CRC Interrupt Flag bit									
unt Elog hit												
NVMIF: Non-Volatile Memory (NVM) Interrupt Flag bit												
npleted												
 0 = NVM interrupt not asserted NCO1IF: Numerically Controlled Oscillator (NCO) Interrupt Flag bit 												
Unimplemented: Read as '0' CWG3IF: CWG3 Interrupt Flag bit												
pt cleared												
CWG2IF: CWG2 Interrupt Flag bit												
pt cleared												
pt cleared												
	pt cleared											

REGISTER 7-19: PIR7: PERIPHERAL INTERRUPT REQUEST REGISTER 7

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE, of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

REGISTER I	-20. FIRO.	FERIFIERAL		I REQUEST	REGISTER		1			
U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0			
—	—	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	l as '0'				
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardwa	are set					
bit 7-6	Unimplemen	nted: Read as ')'.							
bit 5	SMT2PWAIF	: SMT2 Pulse V	Vidth Acquisitic	on Interrupt Fla	ag bi t					
	1 = Interrupt is pending 0 = Interrupt is not pending									
	•									
bit 4	SMT2PRAIF: SMT2 Period Acquisition Interrupt Flag bit									
	1 = Interrupt is pending 0 = Interrupt is not pending									
bit 3	SMT2IF: SMT2 Overflow Interrupt Flag bit									
Sit 0	1 = An SMT overflow event has occurred (must be cleared in software)									
	0 = No overflow event detected									
bit 2	SMT1PWAIF: SMT1 Pulse Width Acquisition Interrupt Flag bit									
	1 = Interrupt is pending									
	0 = Interrupt is not pending									
bit 1	SMT1PRAIF: SMT1 Period Acquisition Interrupt Flag bit									
		1 = Interrupt is pending								
	•	is not pending								
bit 0		T1 Overflow Inte								
		overflow event h ow event detect		nust be cleare	ed in software)					

REGISTER 7-20: PIR8: PERIPHERAL INTERRUPT REQUEST REGISTER 8

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of								
	its corresponding enable bit or the Global								
	Enable bit, GIE, of the INTCON register.								
	User software should ensure the								
	appropriate interrupt flag bits are clear								
	prior to enabling an interrupt.								

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	—	_	—	_	INTEDG	115
PIE0		—	TMR0IE	IOCIE	—	—		INTE	116
PIE1	OSFIE	CSWIE	—	—	—	—	ADTIE	ADIE	117
PIE2		ZCDIE	_	_	_	_	C2IE	C1IE	118
PIE3	_	_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	119
PIE4	_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	120
PIE5	CLC4IE	CLC3IE	CLC2IE	CLC1IE	_	TMR5GIE	TMR3GIE	TMR1GIE	121
PIE6	_	—	—	CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE	122
PIE7	SCANIE	CRCIE	NVMIE	NCO1IE	—	CWG3IE	CWG2IE	CWG1IE	123
PIE8	_	—	SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE	124
PIR0	_	—	TMR0IF	IOCIF	_	—	_	INTF	125
PIR1	OSFIF	CSWIF	—	_	_	—	ADTIF	ADIF	126
PIR2	_	ZCDIF	_	_		_	C2IF	C1IF	127
PIR3	_	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	128
PIR4	_	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	129
PIR5	CLC4IF	CLC3IF	CLC2IF	CLC1IF	_	TMR5GIF	TMR3GIF	TMR1GIF	130
PIR6	_	_	_	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF	131
PIR7	SCANIF	CRCIF	NVMIF	NCO1IF	_	CWG3IF	CWG2IF	CWG1IF	133
PIR8	_	_	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF	134
l ocond:		omented les	ation read as '	y Cheded call	a ara natua	ad by interrupte			

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

8.0 POWER-SAVING OPERATION MODES

The purpose of the Power-Down modes is to reduce power consumption. There are two Power-Down modes: DOZE mode and Sleep mode.

8.1 DOZE Mode

DOZE mode allows for power saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. DOZE mode differs from Sleep mode because the system oscillators continue to

operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable (DOZEN) bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE<2:0> bits of the CPUDOZE register. For example, if DOZE<2:0> = 100, the instruction cycle ratio is 1:32. The CPU and memory execute for one instruction cycle and then lay idle for 31 instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.




FIGURE 8-1: DOZE MODE OPERATION EXAMPLE

8.1.1 DOZE OPERATION

The Doze operation is illustrated in Figure 8-1. For this example:

- Doze enable (DOZEN) bit set (DOZEN = 1)
- DOZE<2:0> = 001 (1:4) ratio
- Recover-on-Interrupt (ROI) bit set (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

8.1.2 INTERRUPTS DURING DOZE

If an interrupt occurs and the Recover-On-Interrupt bit is clear (ROI = 0) at the time of the interrupt, the Interrupt Service Routine (ISR) continues to execute at the rate selected by DOZE<2:0>. Interrupt latency is extended by the DOZE<2:0> ratio.

If an interrupt occurs and the ROI bit is set (ROI = 1) at the time of the interrupt, the DOZEN bit is cleared and the CPU executes at full speed. The prefetched instruction is executed and then the interrupt vector sequence is executed. In Figure 8-1, the interrupt occurs during the 2nd instruction cycle of the Doze period, and immediately brings the CPU out of Doze. If the Doze-On-Exit (DOE) bit is set (DOE = 1) when the RETFIE operation is executed, DOZEN is set, and the CPU executes at the reduced rate based on the DOZE<2:0> ratio.

8.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0). If the SLEEP instruction is executed while the IDLEN bit is set (IDLEN = 1), the CPU will enter the IDLE mode (Section 8.2.3 "Low-Power Sleep Mode").

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running if enabled for operation during Sleep
- 2. The PD bit of the STATUS register is cleared
- 3. The TO bit of the STATUS register is set
- 4. The CPU clock is disabled
- 5. 31 kHz LFINTOSC, HFINTOSC and SOSC are unaffected and peripherals using them may continue operation in Sleep.
- Timer1 and peripherals that use it continue to operate in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
 - Secondary Oscillator
- 7. ADC is unaffected if the dedicated FRC oscillator is selected
- 8. I/O ports maintain the status they had before Sleep was executed (driving high, low, or high-impedance)
- 9. Resets other than WDT are not affected by Sleep mode

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using any oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" and 16.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

8.2.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled.
- 2. BOR Reset, if enabled.
- 3. POR Reset.
- 4. Watchdog Timer, if enabled.
- 5. Any external interrupt.
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information).

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 5.11 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

8.2.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.




FIGURE 8-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT

8.2.3 LOW-POWER SLEEP MODE

The PIC16F18854 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC16F18854 allows the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. Depending on the configuration of these bits, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

8.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.3.2 Peripheral Usage in Sleep

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- External interrupt pin/interrupt-on-change pins
- Timer1 (with external clock source)

It is the responsibility of the end user to determine what is acceptable for their application when setting the VREGPM settings in order to ensure operation in Sleep.

8.2.4 IDLE MODE

When the Idle Enable (IDLEN) bit is clear (IDLEN = 0), the SLEEP instruction will put the device into full Sleep mode (see **Section 8.2 "Sleep Mode**"). When IDLEN is set (IDLEN = 1), the SLEEP instruction will put the device into IDLE mode. In IDLE mode, the CPU and memory operations are halted, but the peripheral clocks continue to run. This mode is similar to DOZE mode, except that in IDLE both the CPU and PFM are shut off.

Note:	Peripherals using FOSC will continue							
	running while in Idle (but not in Sleep).							
	Peripherals using HFINTOSC,							
	LFINTOSC, or SOSC will continue							
	running in both Idle and Sleep.							

Note: If CLKOUT is enabled (CLKOUT = 0, Configuration Word 1), the output will continue operating while in Idle.

8.2.4.1 Idle and Interrupts

IDLE mode ends when an interrupt occurs (even if GIE = 0), but IDLEN is not changed. The device can re-enter IDLE by executing the SLEEP instruction.

If Recover-on-Interrupt is enabled (ROI = 1), the interrupt that brings the device out of Idle also restores full-speed CPU execution when doze is also enabled.

8.2.4.2 Idle and WDT

When in Idle, the WDT Reset is blocked and will instead wake the device. The WDT wake-up is not an interrupt, therefore ROI does not apply.

Note: The WDT can bring the device out of Idle, in the same way it brings the device out of Sleep. The DOZEN bit is not affected.

Note: The PIC16LF18854 does not have a configurable Low-Power Sleep mode. PIC16LF18854 is an unregulated device and is always in the lowest power state when in Sleep, with no wake-up time penalty. This device has a lower maximum VDD and I/O voltage than the PIC16F18854. See Section 37.0 "Electrical Specifications" for more information.

8.3 Register Definitions: Voltage Regulator and DOZE Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1		
_		—	_	—	_	VREGPM	Reserved		
bit 7 bit 0									
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is uncha	inged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-2 Unimplemented: Read as '0'

VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾
 - Draws lowest current in Sleep, slower wake-up
- 0 = Normal Power mode enabled in Sleep⁽²⁾
- Draws higher current in Sleep, faster wake-up

bit 0 **Reserved:** Read as '1'. Maintain this bit set.

Note 1: PIC16F18854 only.

bit 1

2: See Section 37.0 "Electrical Specifications".

REGISTER 8-2: CPUDOZE: DOZE AND IDLE REGISTER

R/W-0/u	R/W/HC/HS-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0			
IDLEN	DOZEN ^(1,2)	ROI	DOE	_		DOZE<2:0>				
bit 7							bit (
Legend:										
•	ared by hardware			HS = Bit is se	et by hardware					
R = Readable I	bit	W = Writable bit U = Unimplemented bit, read as '0'								
u = Bit is uncha	anged	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets								
'1' = Bit is set	0	'0' = Bit is cleare	d							
bit 7	IDLEN: Idle Enab	le bit								
	 1 = A SLEEP instruction inhibits the CPU clock, but not the peripheral clock(s) 0 = A SLEEP instruction places the device into full Sleep mode 									
		•	e device into fl	III Sleep mode						
bit 6	DOZEN: Doze Enable bit ^(1,2)									
	 1 = The CPU executes instruction cycles according to DOZE setting 0 = The CPU executes all instruction cycles (fastest, highest power operation) 									
bit 5	ROI: Recover-on-	Interrupt bit			. ,					
	1 = Entering the Interrupt Service Routine (ISR) makes DOZEN = 0 bit, bringing the CPU to full-speed operation									
	0 = Interrupt entry does not change DOZEN									
bit 4	DOE: Doze on Ex									
	 1 = Executing RETFIE makes DOZEN = 1, bringing the CPU to reduced speed operation. 0 = RETFIE does not change DOZEN 									
bit 3	Unimplemented:	8								
bit 2-0	DOZE<2:0>: Ratio of CPU Instruction Cycles to Peripheral Instruction Cycles									
Sit 2 0	111 = 1:256									
	110 = 1:128									
	101 = 1:64									
	100 = 1:32									
	011 = 1:16									
	010 = 1:8									
	001 = 1:4									

Note 1: When ROI = 1 or DOE = 1, DOZEN is changed by hardware interrupt entry and/or exit.

2: Entering ICD overrides DOZEN, returning the CPU to full execution speed; this bit is not affected.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE		_		_	_	INTEDG	115
PIE0	_	—	TMR0IE	IOCIE		_	—	INTE	116
PIE1	OSFIE	CSWIE	—		_		ADTIE	ADIE	117
PIE2		ZCDIE					C2IE	C1IE	118
PIE3		_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	119
PIE4	_		TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	120
PIR0	_	—	TMR0IF	IOCIF		_		INTF	125
PIR1	OSFIF	CSWIF		_		_	ADTIF	ADIF	126
PIR2	_	ZCDIF		_		_	C2IF	C1IF	127
PIR3	_	—	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	128
PIR4	_	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	129
IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	223
IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	223
IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	223
IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	225
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	224
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	224
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	224
IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	225
IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	225
IOCEP	_		_	_	IOCEP3	_	_	_	226
IOCEN	_	_	_	_	IOCEN3	_	_	_	226
IOCEF	_	_	_	_	IOCEF3	_	_	_	227
STATUS	_	_	_	TO	PD	Z	DC	С	26
VREGCON	_	_	_	_		_	VREGPM	Reserved	140
CPUDOZE	IDLEN	DOZEN	ROI	DOE	—	DOZE<2:0>			141
WDTCON0		—		V	VDTPS<4:0	>		SWDTEN	147
IOCEP	—	—	—	—	IOCEP3	—	—	—	226
IOCEN	—	—	—	—	IOCEN3	—	—	—	226
IOCEF	—	—	—	—	IOCEF3	—	—	—	227

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.


9.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WDT has the following features:

- Selectable clock source
- · Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Configurable window size from 12.5 to 100 percent of the time-out period
- Multiple Reset conditions
- Operation during Sleep





9.1 Independent Clock Source

The WDT can derive its time base from either the 31 kHz LFINTOSC or 31.25 kHz MFINTOSC/16 internal oscillators, depending on the value of either the WDTCCS<2:0> Configuration bits or the WDTCS<2:0> bits of WDTCON1. Time intervals in this chapter are based on a minimum nominal interval of 1 ms. See **Section 37.0 "Electrical Specifications"** for LFINTOSC and MFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SEN bit of the WDTCON0 register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0		Awake	Active
10	Х	Sleep	Disabled
0.1	1	х	Active
01	0	х	Disabled
00	Х	х	Disabled

TABLE 9-1: WDT OPERATING MODES

9.3 Time-Out Period

The WDTPS bits of the WDTCON0 register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Watchdog Window

The Watchdog Timer has an optional Windowed mode that is controlled by the WDTCWS<2:0> Configuration bits and WINDOW<2:0> bits of the WDTCON1 register. In the Windowed mode, the CLRWDT instruction must occur within the allowed window of the WDT period. Any CLRWDT instruction that occurs outside of this window will trigger a window violation and will cause a WDT Reset, similar to a WDT time out. See Figure 9-2 for an example.

The window size is controlled by the WDTCWS<2:0> Configuration bits, or the WINDOW<2:0> bits of WDTCON1, if WDTCWS<2:0> = 111.

In the event of a window violation, a Reset will be generated and the $\overline{\text{WDTWV}}$ bit of the PCON register will be cleared. This bit is set by a POR or can be set in firmware.

9.5 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- Valid CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running
- Any write to the WDTCON0 or WDTCON1 registers

9.5.1 CLRWDT CONSIDERATIONS (WINDOWED MODE)

When in Windowed mode, the WDT must be armed before a CLRWDT instruction will clear the timer. This is performed by reading the WDTCON0 register. Executing a CLRWDT instruction without performing such an arming action will trigger a window violation.

See Table 9-2 for more information.

9.6 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.


The WDT remains clear until the OST, if enabled, completes. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT
WDTE<1:0> = 00	
WDTE<1:0> = 01 and SEN = 0	
WDTE<1:0> = 10 and enter Sleep	Cleared
CLRWDT Command	Cleared
Oscillator Fail Detected	
Exit Sleep + System Clock = SOSC, EXTRC, INTOSC, EXTCLK	
Change INTOSC divider (IRCF bits)	Unaffected

FIGURE 9-2: WINDOW PERIOD AND DELAY



9.7 Register Definitions: Windowed Watchdog Timer Control

REGISTER 9-1: WDTCON0: WATCHDOG TIMER CONTROL REGISTER 0

U-0	U-0	R/W ⁽³⁾ -q/q ⁽²⁾	R/W-0/0				
_	-	WDTPS<4:0> ⁽¹⁾					SEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condit
bit 7-6	Unimplemented: Read as '0'	
bit 5-1	WDTPS<4:0>: Watchdog Timer Prescale S	Select bits ⁽¹⁾
	Bit Value = Prescale Rate	
	11111 = Reserved. Results in minimum ir	nterval (1:32)
	•	
	•	
	•	
	10011 = Reserved. Results in minimum ir	nterval (1:32)
	10010 = 1:8388608 (2 ²³) (Interval 256s n	ominal)
	10001 = 1:4194304 (2 ²²) (Interval 128s n	ominal)
	$10000 = 1:2097152 (2^{21})$ (Interval 64s no	minal)
	$10000 = 1:2097152 (2^{21})$ (Interval 64s no 01111 = 1:1048576 (2 ²⁰) (Interval 32s no 01110 = 1:524288 (2 ¹⁹) (Interval 16s nor	minal)
	$01110 = 1:524288 (2^{19})$ (Interval 16s nor	ninal)
	$01101 = 1:262144 (2^{18})$ (Interval 8s nomin	nal)
	$01100 = 1:131072 (2^{17})$ (Interval 4s nomin	nal)
	01011 = 1:65536 (Interval 2s nominal) (Re 01010 = 1:32768 (Interval 1s nominal)	eset value)
	01010 = 1.32766 (interval 15 formal) 01001 = 1.16384 (Interval 512 ms nominal)	(اد
	01000 = 1.8192 (Interval 256 ms nominal	
	00111 = 1:4096 (Interval 128 ms nominal	,
	00110 = 1:2048 (Interval 64 ms nominal)	,
	00101 = 1:1024 (Interval 32 ms nominal)	
	00100 = 1:512 (Interval 16 ms nominal)	
	00011 = 1:256 (Interval 8 ms nominal)	
	00010 = 1:128 (Interval 4 ms nominal)	
	00001 = 1:64 (Interval 2 ms nominal)	
	00000 = 1:32 (Interval 1 ms nominal)	
bit 0	SEN: Software Enable/Disable for Watchdo	og Timer bit
	If WDTE<1:0> = 1x:	
	This bit is ignored.	
	$\frac{\text{If WDTE}<1:0>=01:}{100}$	
	1 = WDT is turned on	
	0 = WDT is turned off If WDTE<1:0> = 00:	
	This bit is ignored.	

- **Note 1:** Times are approximate. WDT time is based on 31 kHz LFINTOSC.
 - 2: When WDTCPS <4:0> in CONFIG3 = 11111, the Reset value of WDTPS<4:0> is 01011. Otherwise, the Reset value of WDTPS<4:0> is equal to WDTCPS<4:0> in CONFIG3.
 - **3:** When WDTCPS <4:0> in CONFIG3 \neq 11111, these bits are read-only.

REGISTER 9-2: WDTCON1: WATCHDOG TIMER CONTROL REGISTER 1

U-0	R/W ⁽³⁾ -q/q ⁽	¹⁾ R/W ⁽³⁾ -q/q ⁽¹⁾ R/W ⁽³⁾	^{;)} -q/q ⁽¹⁾ U-0	R/W ⁽⁴⁾ -q/q ⁽²⁾	R/W ⁽⁴⁾ -q/q ⁽²⁾	R/W ⁽⁴⁾ -q/q ⁽²⁾		
-		WDTCS<2:0>	-		WINDOW<2:0>			
bit 7	·					bit 0		
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
u = Bit is un	changed	x = Bit is unknown	-n/n = V	-n/n = Value at POR and BOR/Value at all other Resets				

q = Value depends on condition

bit 7	Unimplemented: Read as '0'

bit 6-4 WDTCS<2:0>: Watchdog Timer Clock Select bits

'0' = Bit is cleared

111 = Reserved

'1' = Bit is set

- 010 = Reserved
- 001 = MFINTOSC/16 (31.25 kHz) 000 = LFINTOSC (31 kHz)
- bit 3 Unimplemented: Read as '0'
- bit 2-0 WINDOW<2:0>: Watchdog Timer Window Select bits

WINDOW<2:0>	Window delay Percent of time	Window opening Percent of time
111	N/A	100
110	12.5	87.5
101	25	75
100	37.5	62.5
011	50	50
010	62.5	37.5
001	75	25
000	87.5	12.5

Note 1: If WDTCCS <2:0> in CONFIG3 = 111, the Reset value of WDTCS<2:0> is 000.

2: The Reset value of WINDOW<2:0> is determined by the value of WDTCWS<2:0> in the CONFIG3 register.

3: If WDTCCS<2:0> in CONFIG3 \neq 111, these bits are read-only.

4: If WDTCWS<2:0> in CONFIG3 \neq 111, these bits are read-only.

'1' = Bit is set

REGISTER 9-3: WDTPSL: WDT PRESCALE SELECT LOW BYTE REGISTER (READ-ONLY)

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			PSCN	T<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets						Resets	

bit 7-0 **PSCNT<7:0>**: Prescale Select Low Byte bits⁽¹⁾

'0' = Bit is cleared

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 9-4: WDTPSH: WDT PRESCALE SELECT HIGH BYTE REGISTER (READ-ONLY)

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	
PSCNT<15:8> ⁽¹⁾								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSCNT<15:8>**: Prescale Select High Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 9-5: WDTTMR: WDT TIMER REGISTER (READ-ONLY)

U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
—	WDTTMR<3:0>			STATE	PSCNT<	17:16> ⁽¹⁾	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-3 WDTTMR<3:0>: Watchdog Timer Value bits

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed

0 = WDT is not armed

bit 1-0 **PSCNT<17:16>**: Prescale Select Upper Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON1	_		NOSC<2:0>			NDIV<3:0>			
OSCCON2		(COSC<2:0>			CDIV<	3:0>		103
OSCCON3	CSWHOLD	SOSCPWR	—	ORDY	NOSCR		_	—	104
PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	90
STATUS	_	—	_	TO	PD	Z	DC	С	26
WDTCON0	_	—		WDTPS<4:0>				SEN	147
WDTCON1	—	v	WDTCS<2:0>					147	
WDTPSL		PSCNT<7:0>						147	
WDTPSH		PSCNT<15:8>						147	
WDTTMR	_		WDTTMR<4:0>			STATE	PSCNT	<17:16>	147

TABLE 9-3:SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	—		FCMEN	—	CSWEN	—	_	CLKOUTEN	74
CONFIG1	7:0	_	RSTOSC<2:0>		_	F	EXTOSC<2:0	>	74	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

10.0 NONVOLATILE MEMORY (NVM) CONTROL

NVM is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

NVM is accessible by using both the FSR and INDF registers, or through the NVMREG register interface.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways; by either code protection or write protection.

Code protection (\overline{CP} and \overline{CPD} bits in Configuration Word 5) disables access, reading and writing, to both the PFM and EEPROM via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be Reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits, and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT<1:0> bits of Configuration Word 4. Write protection does not affect a device programmer's ability to read, write, or erase the device.

10.1 Program Flash Memory (PFM)

PFM consists of an array of 14-bit words as user memory, with additional words for User ID information, Configuration words, and interrupt vectors. PFM provides storage locations for:

- User program instructions
- · User defined data

PFM data can be read and/or written to through:

- CPU instruction fetch (read-only)
- FSR/INDF indirect access (read-only) (Section 10.3 "FSR and INDF Access")
- NVMREG access (Section 10.4 "NVMREG Access"
- In-Circuit Serial Programming[™] (ICSP[™])

Read operations return a single word of memory. When write and erase operations are done on a row basis, the row size is defined in Table 10-1. PFM will erase to a logic '1' and program to a logic '0'.

TABLE 10-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)	Total Program Flash (words)
PIC16(L)F18854	32	32	4096

It is important to understand the PFM memory structure for erase and programming operations. PFM is arranged in rows. A row consists of 32 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 14-bit wide data write latches. These latches are not directly accessible, but may be loaded via sequential writes to the NVMDATH:NVMDATL register pair.

Note: To modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, the new data and retained data can be written into the write latches to reprogram the row of PFM. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations

10.1.1 PROGRAM MEMORY VOLTAGES

The PFM is readable and writable during normal operation over the full VDD range.

10.1.1.1 Programming Externally

The program memory cell and control logic support write and Bulk Erase operations down to the minimum device operating voltage. Special BOR operation is enabled during Bulk Erase (Section 5.2.4 "BOR is always OFF").

10.1.1.2 Self-programming

The program memory cell and control logic will support write and row erase operations across the entire VDD range. Bulk Erase is not supported when selfprogramming.

10.2 Data EEPROM Memory

Data EEPROM Memory consists of 256 bytes of user data memory. The EEPROM provides storage locations for 8-bit user defined data.

EEPROM can be read and/or written through:

- FSR/INDF indirect access (Section 10.3 "FSR and INDF Access")
- NVMREG access (Section 10.4 "NVMREG Access")
- In-Circuit Serial Programming (ICSP)

Unlike PFM, which must be written to by row, EEPROM can be written to word by word.

10.3 FSR and INDF Access

The FSR and INDF registers allow indirect access to the PFM or EEPROM.

10.3.1 FSR READ

With the intended address loaded into an FSR register a MOVIW instruction or read of INDF will read data from the PFM or EEPROM.

Reading from NVM requires one instruction cycle. The CPU operation is suspended during the read, and resumes immediately after. Read operations return a single word of memory.

10.3.2 FSR WRITE

Writing/erasing the NVM through the FSR registers (ex. MOVWI instruction) is not supported in the PIC16(L)F18854 devices.

10.4 NVMREG Access

The NVMREG interface allows read/write access to all the locations accessible by FSRs, and also read/write access to the User ID locations, and read-only access to the device identification, revision, and Configuration data.

Reading, writing, or erasing of NVM via the NVMREG interface is prevented when the device is code-protected.

10.4.1 NVMREG READ OPERATION


To read a NVM location using the NVMREG interface, the user must:

- Clear the NVMREGS bit of the NVMCON1 register if the user intends to access PFM locations, or set NMVREGS if the user intends to access User ID, Configuration, or EEPROM locations.
- Write the desired address into the NVMADRH:NVMADRL register pair (Table 10-2).
- 3. Set the RD bit of the NVMCON1 register to initiate the read.

Once the read control bit is set, the CPU operation is suspended during the read, and resumes immediately after. The data is available in the very next cycle, in the NVMDATH:NVMDATL register pair; therefore, it can be read as two bytes in the following instructions.

NVMDATH:NVMDATL register pair will hold this value until another read or until it is written to by the user.

Upon completion, the RD bit is cleared by hardware.



EXAMPLE 10-1: PFM PROGRAM MEMORY READ

<pre>* memory at the memory PROG_ADDR_HI : PROG * data will be return</pre>	aada wiii be fedalled in the valiables,					
MOVLW PROG_ADDR_	; Store LSB of address HI ;					
	<pre>MREGS ; Do not select Configuration Space ; Initiate read</pre>					
MOVWF PROG_DATA_ MOVF NVMDATH,W	; Get LSB of word GO ; Store in user location ; Get MSB of word HI ; Store in user location					

10.4.2 NVM UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the NVM from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- PFM Row Erase
- Load of PFM write latches
- · Write of PFM write latches to PFM memory
- · Write of PFM write latches to User IDs
- Write to EEPROM

The unlock sequence consists of the following steps and must be completed in order:

- Write 55h to NVMCON2
- Write AAh to NMVCON2
- Set the WR bit of NVMCON1

Once the WR bit is set, the processor will stall internal operations until the operation is complete and then resume with the next instruction.

Note:	The two NOP instructions after setting the
	WR bit that were required in previous
	devices are not required for
	PIC16(L)F18854 devices. See Figure 10-
	2.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

EXAMPLE 10-2: NVM UNLOCK SEQUENCE





FIGURE 10-2: NVM UNLOCK



10.4.3 NVMREG WRITE TO EEPROM

Writing to the EEPROM is accomplished by the following steps:

- 1. Set the NVMREGS and WREN bits of the NVMCON1 register.
- Write the desired address (address + F000h) into the NVMADRH:NVMADRL register pair (Table 10-2).
- 3. Perform the unlock sequence as described in Section 10.4.2 "NVM Unlock Sequence".

A single EEPROM word is written with NVMDATA. The operation includes an implicit erase cycle for that word (it is not necessary to set the FREE bit), and requires many instruction cycles to finish. CPU execution continues in parallel and, when complete, WR is cleared by hardware, NVMIF is set, and an interrupt will occur if NVMIE is also set. Software must poll the WR bit to determine when writing is complete, or wait for the interrupt to occur. WREN will remain unchanged.

Once the EEPROM write operation begins, clearing the WR bit will have no effect; the operation will continue to run to completion.

10.4.4 NVMREG ERASE OF PFM

Before writing to PFM, the word(s) to be written must be erased or previously unwritten. PFM can only be erased one row at a time. No automatic erase occurs upon the initiation of the write to PFM.

To erase a PFM row:

- Clear the NVMREGS bit of the NVMCON1 register to erase PFM locations, or set the NMVREGS bit to erase User ID locations.
- Write the desired address into the NVMADRH:NVMADRL register pair (Table 10-2).
- 3. Set the FREE and WREN bits of the NVMCON1 register.
- 4. Perform the unlock sequence as described in Section 10.4.2 "NVM Unlock Sequence".


If the PFM address is write-protected, the WR bit will be cleared and the erase operation will not take place.

While erasing PFM, CPU operation is suspended, and resumes when the operation is complete. Upon completion, the NVMIF is set, and an interrupt will occur if the NVMIE bit is also set.

Write latch data is not affected by erase operations, and WREN will remain unchanged.

FIGURE 10-3: NVM ERASE

FLOWCHART



EXAMPLE 10-3: ERASING ONE ROW OF PROGRAM FLASH MEMORY (PFM)

-	ple row erase routine as	-
		ase row is loaded in variables ADDRH:ADDRL
; 2.ADDRH a	and ADDRL are located in	n common RAM (locations 0x70 - 0x7F)
BANKSEL	NVMADRL	
MOVF	ADDRL,W	
MOVWF	NVMADRL	; Load lower 8 bits of erase address boundary
MOVF	ADDRH,W	
MOVWF	NVMADRH	; Load upper 6 bits of erase address boundary
BCF	NVMCON1, NVMREGS	; Choose PFM memory area
BSF	NVMCON1, FREE	; Specify an erase operation
BSF	NVMCON1,WREN	; Enable writes
BCF	INTCON, GIE	; Disable interrupts during unlock sequence
;	F	REQUIRED UNLOCK SEQUENCE:
MOVLW	55h	. Lood EEb to get ready for unlock company
-		; Load 55h to get ready for unlock sequence
MOVWF	NVMCON2	; First step is to load 55h into NVMCON2
MOVLW	AAh	; Second step is to load AAh into W
MOVWF	NVMCON2	; Third step is to load AAh into NVMCON2
BSF	NVMCON1,WR	; Final step is to set WR bit
;		
BSF	INTCON, GIE	; Re-enable interrupts, erase is complete
BCF	NVMCON1,WREN	; Disable writes
1		

TABLE 10-2: NVM ORGANIZATION AND ACCESS INFORMATION

Pi	Primary Values			NVMREG Access			FSR Access	
Memory Function	ICSP™ Address	Memory Type	NVMREGS bit (NVMCON1)	NVMADR <15:0>	Allowed Operations	FSR Address	FSR Programming Address	
Reset Vector	0000h		0	8000h		8000h		
User Memory	0001h		0	8001h		8001h		
	0003h	PFM		8003h	Read	8003h	Read-Only	
INT Vector	0004h		0	8004h	Write	8004h	rioud only	
User Memory	0005h		0	8005h		8005h		
	07FFh			87FFh		87FFh		
User ID	8000h	PFM	1	8000h	Read			
	8003h			8003h	Write			
Reserved	8004h	—	—	8004h	—			
Rev ID	8005h		1	8005h	Read			
Device ID	8006h		1	8006h	Write			
CONFIG1	8007h	PFM	1	8007h		No	Access	
CONFIG2	8008h		1	8008h				
CONFIG3	8009h		1	8009h	Read-Only			
CONFIG4	800Ah	1	1	800Ah				
CONFIG5	800Bh	1	1	800Bh				
User Memory	F000h	EEPROM	1	F000h	Read	7000h	Read-Only	
	F0FFh	1		F0FFh	Write	70FFh		

10.4.5 NVMREG WRITE TO PFM

Program memory is programmed using the following steps:

- 1. Load the address of the row to be programmed into NVMADRH:NVMADRL.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.


Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.


Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-4 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper ten bits of NVMADRH:NVMADRL, (NVMADRH<6:0>:NVMADRL<7:5>) with the lower five bits of NVMADRL, (NVMADRL<4:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the NVMDATH:NVMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the NVMCON1 register.
- 2. Clear the NVMREGS bit of the NVMCON1 register.
- Set the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the NVMADRH:NVMADRL register pair with the address of the location to be written.
- 5. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.4.2 "NVM Unlock Sequence"). The write latch is now loaded.
- 7. Increment the NVMADRH:NVMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the NVMCON1 register. When the LWLO bit of the NVMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the NVMDATH:NVMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.4.2 "NVM Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- **Note:** The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-4. The initial address is loaded into the NVMADRH:NVMADRL register pair; the data is loaded using indirect addressing.





EXAMPLE 10-4: WRITING TO PROGRAM FLASH MEMORY (PFM)

ſ	m1. ' .						
			assumes the following:				
			are loaded, starting at		—		
				up	o of two adjacent bytes in DATA_ADDR,		
			endian format				
		-	-		ficant bits = 00000) is loaded in ADDRH:ADDRL		
			are located in common RA		(locations 0x70 - 0x7F)		
	; 5. NVM	interrupts a	re not taken into accour	nt			
	I	BANKSEL	NVMADRH				
	ľ	MOVF	ADDRH,W				
	I	MOVWF	NVMADRH	;	Load initial address		
	I	MOVF	ADDRL,W				
	I	MOVWF	NVMADRL				
	I	MOVLW	LOW DATA ADDR	;	Load initial data address		
	I	MOVWF	FSROL				
	ľ	MOVLW	HIGH DATA ADDR				
	I	MOVWF	FSROH				
	E	BCF	NVMCON1, NVMREGS	;	Set Program Flash Memory as write location		
	I	BSF	NVMCON1,WREN	;	Enable writes		
	E	BSF	NVMCON1, LWLO	;	Load only write latches		
	LOOP						
		MOVIW	FSR0++				
		MOVWF	NVMDATL		Load first data byte		
		MOVIW	FSR0++	'	loud Hibe data byte		
		MOVWF	NVMDATH	;	Load second data byte		
	Ν	MOVF	NVMADRL,W		-		
		XORLW	0x1F		Check if lower bits of address are 00000		
		ANDLW	0x1F		and if on last of 32 addresses		
		BTFSC	STATUS,Z		Last of 32 words?		
		GOTO	START WRITE		If so, go write latches into memory		
			—				
		CALL INCF	UNLOCK_SEQ		If not, go load latch Increment address		
		GOTO	NVMADRL,F LOOP	,	increment address		
		3010	2001				
	START_WR	ITE					
	E	BCF	NVMCON1, LWLO		Latch writes complete, now write memory		
		CALL	UNLOCK_SEQ		Perform required unlock sequence		
	I	BCF	NVMCON1,WREN	;	Disable writes		
	UNLOCK S	EQ					
	1	MOVLW	55h				
	I	BCF	INTCON, GIE	;	Disable interrupts		
	1	MOVWF	NVMCON2	;	Begin unlock sequence		
	1	MOVLW	AAh				
	1	MOVWF	NVMCON2				
	I	BSF	NVMCON1,WR				
	F	BSF	INTCON, GIE	;	Unlock sequence complete, re-enable interrupts		
	1	return					


10.4.6 MODIFYING FLASH PROGRAM MEMORY

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 10-6:

FLASH PROGRAM MEMORY MODIFY FLOWCHART



10.4.7 NVMREG DATA EEPROM MEMORY, USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS

Instead of accessing Program Flash Memory (PFM), the Data EEPROM Memory, the User ID's, Device ID/ Revision ID and Configuration Words can be accessed when NVMREGS = 1 in the NVMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-3.

When read access is initiated on an address outside the parameters listed in Table 10-3, the NVMDATH: NVMDATL register pair is cleared, reading back '0's.



FLASH PROGRAM MEMORY MODIFY




TABLE 10-3: EEPROM, USER ID, DEV/REV ID AND CONFIGURATION WORD ACCESS (NVMREGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8005h-8006h	Device ID/Revision ID	Yes	No
8007h-800Bh	Configuration Words 1-5	Yes	No
F000h-F0FFh	EEPROM	Yes	Yes


EXAMPLE 10-5: DEVICE ID ACCESS

; This	write routine assume	es the following:						
; 1. 6	; 1. 64 bytes of data are loaded, starting at the address in DATA_ADDR							
; 2. E	ach word of data to	be written is made up o	f two adjacent bytes in DATA ADDR,					
; store	; stored in little endian format							
; 3. A	; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH:ADDRL							
; 4. A	; 4. ADDRH and ADDRL are located in common RAM (locations $0x70 - 0x7F$)							
; 5. N	VM interrupts are no	ot taken into account						
	BANKSEL	NVMADRH						
	MOVF	ADDRH, W						
	MOVWF	NVMADRH	; Load initial address					
	MOVF	ADDRL,W						
	MOVWF	NVMADRL						
	MOVLW	LOW DATA_ADDR	; Load initial data address					
	MOVWF	FSROL						
	MOVLW	HIGH DATA_ADDR						
	MOVWF	FSROH						
	BCF	NVMCON1, NVMREGS	; Set PFM as write location					
	BSF	NVMCON1, WREN	; Enable writes					
	BSF	NVMCON1, LWLO	; Load only write latches					
LOOP								
	MOVIW	FSR0++						
	MOVWF	NVMDATL	; Load first data byte					
	MOVIW	FSR0++	· 4					
	MOVWF	NVMDATH	; Load second data byte					
	MOVF	NVMADRL,W						
	XORLW	0x1F	; Check if lower bits of address are 00000					
	ANDLW	0x1F	; and if on last of 32 addresses					
	BTFSC	STATUS, Z	; Last of 32 words?					
	GOTO	START WRITE	; If so, go write latches into memory					
		—						
	CALL	UNLOCK_SEQ	; If not, go load latch					
	INCF GOTO	NVMADRL,F LOOP	; Increment address					
	GOIO	TOOL						
START_W	RITE							
_	BCF	NVMCON1, LWLO	; Latch writes complete, now write memory					
	CALL	UNLOCK_SEQ	; Perform required unlock sequence					
	BCF	NVMCON1,WREN	; Disable writes					
	SEO							
UNLOCK_	MOVLW	55h						
1	BCF	INTCON, GIE	; Disable interrupts					
1	MOVWF	NVMCON2	; Begin unlock sequence					
1	MOVLW	AAh	, begin uniter sequence					
1	MOVEW	NVMCON2						
1	BSF							
1	BSF	NVMCON1,WR	· Unlock compose complete re-enable intermente					
1	return	INTCON, GIE	; Unlock sequence complete, re-enable interrupts					
	recurn							

10.4.8 WRITE VERIFY

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.4.9 WRERR BIT

The WRERR bit can be used to determine if a write error occurred.

WRERR will be set if one of the following conditions occurs:

- If WR is set while the NVMADRH:NMVADRL points to a write-protected address
- A Reset occurs while a self-write operation was in progress
- An unlock sequence was interrupted

The WRERR bit is normally set by hardware, but can be set by the user for test purposes. Once set, WRERR must be cleared in software.

Free	LWLO	Actions for PFM when WR = 1	Comments
1	x	Erase the 32-word row of NVMADRH:NVMADRL location. See Section 10.4.3 "NVMREG Write to EEPROM"	 If WP is enabled, WR is cleared and WRERR is set All 32 words are erased NVMDATH:NVMDATL is ignored
0	1	Copy NVMDATH:NVMDATL to the write latch corresponding to NVMADR LSBs. See Section 10.4.4 "NVMREG Erase of PFM"	Write protection is ignoredNo memory access occurs
0	0	Write the write-latch data to PFM row. See Sec- tion 10.4.4 "NVMREG Erase of PFM"	 If WP is enabled, WR is cleared and WRERR is set Write latches are reset to 3FFh NVMDATH:NVMDATL is ignored

TABLE 10-4: ACTIONS FOR PFM WHEN WR = 1

10.5 Register Definitions: Flash Program Memory Control

REGISTER 10-1: NVMDATL: NONVOLATILE MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			NVMD	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplem	ented bit, read as	'0'	
u = Bit is unchan	ged	x = Bit is unknow	'n	-n/n = Value at	POR and BOR/V	alue at all other f	Resets
'1' = Bit is set		'0' = Bit is cleared	b				

bit 7-0 NVMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 10-2: NVMDATH: NONVOLATILE MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			NVMDA	\T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 NVMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 10-3: NVMADRL: NONVOLATILE MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | NVMAD |)R<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NVMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 10-4: NVMADRH: NONVOLATILE MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				NVMADR<14:8	}>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 NVMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1').

U-0) R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
	NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD ⁽⁷⁾
oit 7					bit		
Legend:							
R = Read	lable bit	W = Writable I	bit	U = Unimplemer	nted bit, read as	s 'O'	
S = Bit ca	an only be set	x = Bit is unkn	own	-n/n = Value at F	OR and BOR/	√alue at all other I	Resets
'1' = Bit is	sset	'0' = Bit is clea	ired	HC = Bit is clear	ed by hardware	9	
bit 7	Unimplement	ed: Read as '0'					
bit 6	NVMREGS: C	onfiguration Sel EPROM, Config		and Device ID Re	gisters		
bit 5	<u>When FREE =</u> 1 = The next	WR command u WR command w		latch for this word ses	within the row;	no memory opera	ation is initiated
bit 4	<u>When NVMRE</u> 1 = Performs address is	an erase operations of the second s	<u>pints to a PFM lo</u> tion with the nex s) to prepare for completed norma	t WR command; tl writing.	he 32-word pse	eudo-row containi	ng the indicate
bit 3	This bit is norn 1 = A write op NVMADR	t points to a write	ware.		nlock sequence	e, or WR was writi	ten to one whi
bit 2	1 = Allows pro	am/Erase Enable ogram/erase cyc ogramming/eras	les	-lash			
bit 1	 0 = Inhibits programming/erasing of program Flash WR: Write Control bit^(4,5,6) <u>When NVMREG:NVMADR points to a EEPROM location</u>: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive <u>When NVMREG:NVMADR points to a PFM location</u>: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored 						
bit 0	bit is clea	read at address red when the op		nd loads data to N' ete. The bit can or ive			
Note 1: 2: 3: 4: 5: 6: 7:	Bit must be cleared Bit may be written to This bit can only be Operations are self- Once a write operati	by software; han o '1' by software set by following timed, and the V on is initiated, so	dware will not cle in order to imple the unlock seque /R bit is cleared etting this bit to z	ear this bit. ment test sequence ence of Section 1 by hardware wher ero will have no e	ces. 0.4.2 "NVM Un n complete.		

PEGISTEP 10.5: NV/MCON1: NONVOLATILE MEMORY CONTROL 1 PEGISTEP

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
			NVMC	ON2<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	oit	U = Unimpler	nented bit, read	l as '0'	
S = Bit can only b	oe set	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 10-6: NVMCON2: NONVOLATILE MEMORY CONTROL 2 REGISTER

bit 7-0 **NVMCON2<7:0>:** Flash Memory Unlock Pattern bits To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the NVMCON1 register. The value written to this register is used to unlock the writes.

TABLE 10-5: SUMMARY OF REGISTERS ASSOCIATED WITH NONVOLATILE MEMORY (NVM)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	—	—	—	_	INTEDG	115
PIE7	SCANIE	CRCIE	NVMIE	NCO1IE	—	CWG3IE	CWG2IE	CWG1IE	118
PIR7	SCANIF	CRCIF	NVMIF	NCO1IF	—	CWG3IF	CWG2IF	CWG1IF	127
NVMCON1	_	NVMREGS	LWLO	FREE	WRERR	WREN	WR	RD	167
NVMCON2				NVMCO	N2<7:0>				168
NVMADRL				NVMAE	DR<7:0>				166
NVMADRH	(1)	(1) NVMADR<14:8>						166	
NVMDATL		NVMDAT<7:0>						166	
NVMDATH	_	_			NVMDA	T<13:8>			166

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by NVM.

Note 1: Unimplemented, read as '1'.

11.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program memory user data
- Software loadable data registers for calculating CRC values not from the memory scanner

11.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using the scanner.

11.2 CRC Functional Overview

The CRC module can be used to detect bit errors in the Flash memory using the built-in memory scanner or through user input RAM memory. The CRC module can accept up to a 16-bit polynomial with up to a 16-bit seed value. A CRC calculated check value (or checksum) will then be generated into the CRCACC<15:0> registers for user storage. The CRC module uses an XOR shift register implementation to perform the polynomial division required for the CRC calculation.

EXAMPLE 11-1: BASIC CRC OPERATION EXAMPLE

CRC-16-ANSI

x¹⁶ + x¹⁵ + x² + 1 (17 bits)

Standard 16-bit representation = 0x8005

CRCXORH = 0b10000000 CRCXORL = 0b0000010- (1)

Data Sequence: 0x55, 0x66, 0x77, 0x88 DLEN = 0b0111

PLEN = 0b1111

Data entered into the CRC: SHIFTM = 0:

01010101 01100110 01110111 10001000

SHIFTM = 1: 10101010 01100110 11101110 00010001

Check Value (ACCM = 1):

SHIFTM = 0: 0x32D6 CRCACCH = 0b00110010 CRCACCL = 0b11010110

SHIFTM = 1: 0x6BA2 CRCACCH = 0b01101011


CRCACCL = 0b10100010

Note 1: Bit 0 is unimplemented. The LSb of any CRC polynomial is always '1' and will always be treated as a '1' by the CRC for calculating the CRC check value. This bit will be read in software as a '0'.

11.3 CRC Polynomial Implementation

Any standard polynomial up to 17 bits can be used. The PLEN<3:0> bits are used to specify how long the polynomial used will be. For an x^n polynomial, PLEN = n-2. In an n-bit polynomial the x^n bit and the LSb will be used as a '1' in the CRC calculation because the MSb and LSb must always be a '1' for a CRC polynomial. For example, if using CRC-16-ANSI, the polynomial will look like 0x8005. This will be implemented into the CRCXOR<15:1> registers, as shown in Example 11-1.

FIGURE 11-1: CRC LFSR EXAMPLE



11.4 CRC Data Sources

Data can be input to the CRC module in two ways:

- User data using the CRCDAT registers
- Flash using the Program Memory Scanner

To set the number of bits of data, up to 16 bits, the DLEN bits of CRCCON1 must be set accordingly. Only data bits in CRCDATA registers up to DLEN will be used, other data bits in CRCDATA registers will be ignored.

Data is moved into the CRCSHIFT as an intermediate to calculate the check value located in the CRCACC registers.

The SHIFTM bit is used to determine the bit order of the data being shifted into the accumulator. If SHIFTM is not set, the data will be shifted in MSb first. The value of DLEN will determine the MSb. If SHIFTM bit is set, the data will be shifted into the accumulator in reversed order, LSb first.

The CRC module can be seeded with an initial value by setting the CRCACC<15:0> registers to the appropriate value before beginning the CRC.

11.4.1 CRC FROM USER DATA

To use the CRC module on data input from the user, the user must write the data to the CRCDAT registers. The data from the CRCDAT registers will be latched into the shift registers on any write to the CRCDATL register.

11.4.2 CRC FROM FLASH

To use the CRC module on data located in Flash memory, the user can initialize the Program Memory Scanner as defined in **Section 11.8, Program Memory Scan Configuration**.

11.5 CRC Check Value

The CRC check value will be located in the CRCACC registers after the CRC calculation has finished. The check value will depend on two mode settings of the CRCCON: ACCM and SHIFTM.

If the ACCM bit is set, the CRC module will augment the data with a number of zeros equal to the length of the polynomial to find the final check value. If the ACCM bit is not set, the CRC will stop at the end of the data. A number of zeros equal to the length of the polynomial can then be entered to find the same check value as augmented mode, alternatively the expected check value can be entered at this point to make the final result equal to 0.

A final XOR value may be needed with the check value to find the desired CRC result

11.6 CRC Interrupt

The CRC will generate an interrupt when the BUSY bit transitions from '1' to '0'. The CRCIF interrupt flag bit of the PIR6 register is set every time the BUSY bit transitions, regardless of whether or not the CRC interrupt is enabled. The CRCIF bit can only be cleared in software. The CRC interrupt enable is the CRCIE bit of the PIE6 register.

11.7 Configuring the CRC

The following steps illustrate how to properly configure the CRC.

- Determine if the automatic Program Memory scan will be used with the scanner or manual calculation through the SFR interface and perform the actions specified in Section 11.4 "CRC Data Sources", depending on which decision was made.
- 2. If desired, seed a starting CRC value into the CRCACCH/L registers.
- 3. Program the CRCXORH/L registers with the desired generator polynomial.
- Program the DLEN<3:0> bits of the CRCCON1 register with the length of the data word – 1 (refer to Example 11-1). This determines how many times the shifter will shift into the accumulator for each data word.
- Program the PLEN<3:0> bits of the CRCCON1 register with the length of the polynomial – 2 (refer to Example 11-1).
- Determine whether shifting in trailing zeros is desired and set the ACCM bit of CRCCON0 register appropriately.
- 7. Likewise, determine whether the MSb or LSb should be shifted first and write the SHIFTM bit of CRCCON0 register appropriately.
- 8. Write the CRCGO bit of the CRCCON0 register to begin the shifting process.
- 9a. If manual SFR entry is used, monitor the FULL bit of CRCCON0 register. When FULL = 0, another word of data can be written to the CRCDATH/L registers, keeping in mind that CRCDATH should be written first if the data has >8 bits, as the shifter will begin upon the CRCDATL register being written.
- 9b. If the scanner is used, the scanner will automatically stuff words into the CRCDATH/L registers as needed, as long as the SCANGO bit is set.
- 10a. If using the Flash memory scanner, monitor the SCANIF (or the SCANGO bit) for the scanner to finish pushing information into the CRCDATA registers. After the scanner is completed, monitor the CRCIF (or the BUSY bit) to determine that the CRC has been completed and the check value can be read from the CRCACC registers. If both the interrupt flags are set (or both BUSY and SCANGO bits are cleared), the completed CRC calculation can be read from the CRCACCH/L registers.
- 10b.If manual entry is used, monitor the CRCIF (or BUSY bit) to determine when the CRCACC registers will hold the check value.

11.8 Program Memory Scan Configuration

If desired, the Program Memory Scan module may be used in conjunction with the CRC module to perform a CRC calculation over a range of program memory addresses. In order to set up the Scanner to work with the CRC you need to perform the following steps:

- Set the EN bit to enable the module. This can be performed at any point preceding the setting of the SCANGO bit, but if it gets disabled, all internal states of the Scanner are reset (registers are unaffected).
- Choose which memory access mode is to be used (see Section 11.10 "Scanning Modes") and set the MODE bits of the SCANCON0 register appropriately.
- Based on the memory access mode, set the INTM bits of the SCANCON0 register to the appropriate interrupt mode (see Section 11.10.5 "Interrupt Interaction")
- 4. Set the SCANLADRL/H and SCANHADRL/H registers with the beginning and ending locations in memory that are to be scanned.
- 5. Begin the scan by setting the SCANGO bit in the SCANCON0 register. The scanner will wait (CRCGO must be set) for the signal from the CRC that it is ready for the first Flash memory location, then begin loading data into the CRC. It will continue to do so until it either hits the configured end address or an address that is unimplemented on the device, at which point the SCANGO bit will clear, Scanner functions will cease, and the SCANIF interrupt will be triggered. Alternately, the SCANGO bit can be cleared in software if desired.

11.9 Scanner Interrupt

The scanner will trigger an interrupt when the SCANGO bit transitions from '1' to '0'. The SCANIF interrupt flag of PIR7 is set when the last memory location is reached and the data is entered into the CRCDATA registers. The SCANIF bit can only be cleared in software. The SCAN interrupt enable is the SCANIE bit of the PIE7 register.

11.10 Scanning Modes

The memory scanner can scan in four modes: Burst, Peek, Concurrent, and Triggered. These modes are controlled by the MODE bits of the SCANCON0 register. The four modes are summarized in Table 11-1.

11.10.1 BURST MODE

When MODE = 01, the scanner is in Burst mode. In Burst mode, CPU operation is stalled beginning with the operation after the one that sets the SCANGO bit, and the scan begins, using the instruction clock to execute. The CPU is held until the scan stops. Note that because the CPU is not executing instructions, the SCANGO bit cannot be cleared in software, so the CPU will remain stalled until one of the hardware end-conditions occurs. Burst mode has the highest throughput for the scanner, but has the cost of stalling other execution while it occurs.

11.10.2 CONCURRENT MODE

When MODE = 00, the scanner is in Concurrent mode. Concurrent mode, like Burst mode, stalls the CPU while performing accesses of memory. However, while Burst mode stalls until all accesses are complete, Concurrent mode allows the CPU to execute in between access cycles.

11.10.3 TRIGGERED MODE

When MODE = 11, the scanner is in Triggered mode. Triggered mode behaves identically to Concurrent mode, except instead of beginning the scan immediately upon the SCANGO bit being set, it waits for a rising edge from a separate trigger clock, the source of which is determined by the SCANTRIG register.

11.10.4 PEEK MODE

When MODE = 10, the scanner is in Peek mode. Peek mode waits for an instruction cycle in which the CPU does not need to access the NVM (such as a branch instruction) and uses that cycle to do its own NVM access. This results in the lowest throughput for the NVM access (and can take a much longer time to complete a scan than the other modes), but does so without any impact on execution times, unlike the other modes.

MC	DDE<1:0>		Description						
IVIC		First Scan Access	Operation						
11	Triggered	As soon as possible following a trigger	Stalled during NVM access	CPU resumes execution following each access					
10	Peek	At the first dead cycle	Timing is unaffected	CPU continues execution following each access					
01	Burst		Stalled during NV/M assage	CPU suspended until scan completes					
00	Concurrent	As soon as possible	Stalled during NVM access	CPU resumes execution following each access					

TABLE 11-1: SUMMARY OF SCANNER MODES

11.10.5 INTERRUPT INTERACTION

The INTM bit of the SCANCON0 register controls the scanner's response to interrupts depending on which mode the NVM scanner is in, as described in Table 11-2.

TABLE 11-2: SCAN INTERRUPT MODES

INTM	MODE<1:0>						
	MODE == Burst	MODE != Burst					
1	Interrupt overrides SCANGO to pause the burst and the interrupt handler executes at full speed; Scanner Burst resumes when interrupt completes.	Scanner suspended during interrupt response; interrupt executes at full speed and scan resumes when the interrupt is complete.					
0	Interrupts do not override SCANGO, and the scan (burst) operation will continue; interrupt response will be delayed until scan completes (latency will be increased).	Scanner accesses NVM during interrupt response. If MODE != Peak the interrupt handler execution speed will be affected.					

In general, if INTM = 0, the scanner will take precedence over the interrupt, resulting in decreased interrupt processing speed and/or increased interrupt response latency. If INTM = 1, the interrupt will take precedence and have a better speed, delaying the memory scan.

11.10.6 WDT INTERACTION

Operation of the WDT is not affected by scanner activity. Hence, it is possible that long scans, particularly in Burst mode, may exceed the WDT timeout period and result in an undesired device Reset. This should be considered when performing memory scans with an application that also utilizes WDT.

IN-CIRCUIT DEBUG (ICD) 11.10.7 INTERACTION

The scanner freezes when an ICD halt occurs, and remains frozen until user-mode operation resumes. The debugger may inspect the SCANCON0 and SCANLADR registers to determine the state of the scan.

The ICD interaction with each operating mode is summarized in Table 11-3.

		Scanner Operating Mode	
ICD Halt	Peek	Concurrent Triggered	Burst
External Halt		If external halt is asserted during a scan cycle, the instruction (delayed by scan) may or may not execute before ICD entry, depending on external halt timing.	If external halt is asserted during the BSF (SCANCON.GO), ICD entry occurs, and the burst is delayed until ICD exit. Otherwise, the current NVM-access cycle will complete, and then the scanner will be interrupted for ICD entry.
		If external halt is asserted during the cycle immediately prior to the scan cycle, both scan and instruction execution happen after the ICD exits.	If external halt is asserted during the burst, the burst is suspended and will resume with ICD exit.
PC Breakpoint	If Scanner would peek an instruction that is not executed (because of ICD	Scan cycle occurs before ICD entry and instruction execution happens after the ICD exits.	If PCPB (or single step) is on
Data Breakpoint	entry), the peek will occur after ICD exit, when the instruction executes.	The instruction with the dataBP executes and ICD entry occurs immediately after. If scan is requested during that cycle, the scan cycle is postponed until the ICD exits.	BSF (SCANCON.GO), the ICD is entered before execution; execution of the burst will occur at ICD exit, and the burst will run to completion.
Single Step		If a scan cycle is ready after the debug instruction is executed, the scan will read PFM and then the ICD is re-entered.	Note that the burst can be interrupted by an external halt.
SWBP and ICDINST		If scan would stall a SWBP, the scan cycle occurs and the ICD is entered.	If SWBP replaces BSF (SCANCON.GO), the ICD will be entered; instruction execution will occur at ICD exit (from ICDINSTR register), and the burst will run to completion.

TABLE 11-3: **ICD AND SCANNER INTERACTIONS**

11.11 Register Definitions: CRC and Scanner Control

REGISTER 11-1: CRCCON0: CRC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R-0	R/W-0/0	U-0	U-0	R/W-0/0	R-0
EN	CRCGO	BUSY	ACCM	—	—	SHIFTM	FULL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	EN: CRC Ena	able bit					
		dule is released					
		isabled and co	nsumes no ope	erating current			
bit 6	CRCGO: CR						
		C serial shifter al shifter turneo	1 off				
bit 5	BUSY: CRC						
bit o		n progress or p	endina				
				d into accumul	ator and EMPT	Y = 1	
bit 4	ACCM: Accu	mulator Mode	oit				
	1 = Data is au	ugmented with	zeros				
	0 = Data is no	ot augmented v	vith zeros				
bit 3-2	Unimplemen	ited: Read as '	0'				
bit 1	SHIFTM: Shi	ft Mode bit					
	1 = Shift right						
	0 = Shift left (
bit 0		Path Full Indica					
		H/L registers a		in data inta th-	a hiften		
		n/L registers h	ave snilled the	ir data into the	smiller		

REGISTER 11-2: CRCCON1: CRC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	DLEN<	<3:0>		PLEN<3:0>				
bit 7							bit 0	

Legend:			
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7-4	DLEN<3:	0>: Data Length bits	
	Denotes t	he length of the data word -1	(See Example 11-1)
bit 3-0 PLEN<3:0>: Polynomial Length bits			
	Denotes t	he length of the polynomial -	1 (See Example 11-1)

REGISTER 11-3: CRCDATH: CRC DATA HIGH BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DAT<	:15:8>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemer	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	OR and BOR/Valu	ue at all other Resets	S
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 DAT<15:8>: CRC Input/Output Data bits

REGISTER 11-4: CRCDATL: CRC DATA LOW BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DAT<	<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		II = I Inimplement	nted hit read as '0'		

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

DAT<7:0>: CRC Input/Output Data bits Writing to this register fills the shifter.

REGISTER 11-5: CRCACCH: CRC ACCUMULATOR HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ACC	<15:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is unchang	led	x = Bit is unknow	n	-n/n = Value at I	POR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared	I				

bit 7-0 ACC<15:8>: CRC Accumulator Register bits

Writing to this register writes to the CRC accumulator register. Reading from this register reads the CRC accumulator.

REGISTER 11-6: CRCACCL: CRC ACCUMULATOR LOW BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ACC | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

ACC<7:0>: CRC Accumulator Register bits

Writing to this register writes to the CRC accumulator register through the CRC write bus. Reading from this register reads the CRC accumulator.

REGISTER 11-7: CRCSHIFTH: CRC SHIFT HIGH BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			SHIF	T<15:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemer	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	OR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

SHIFT<15:8>: CRC Shifter Register bits

Reading from this register reads the CRC Shifter.

REGISTER 11-8: CRCSHIFTL: CRC SHIFT LOW BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			SHIFT	<7:0>				
bit 7								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

SHIFT<7:0>: CRC Shifter Register bits

Reading from this register reads the CRC Shifter.

REGISTER 11-9: CRCXORH: CRC XOR HIGH BYTE REGISTER

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			X<1	5:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 X<15:8>: XOR of Polynomial Term X_N Enable bits

REGISTER 11-10: CRCXORL: CRC XOR LOW BYTE REGISTER

R/W-x/x	U-1						
			X<7:1>				—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 XOR<7:1>: XOR of Polynomial Term X_N Enable bits

bit 0 Unimplemented: Read as '1'

EN(f) SCANGO(2.3) BUSY(4) INVALID INTM — MODE<1:0>(5) bit 7	R/W-0/0	R/W/HC-0/0	R-0	R-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EN: Scanner Is enabled 0 = Scanner is enabled 0 = Scanner is disabled, internal states are reset SCANGO: Scanner GO bit ^(1, 3) 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit ⁽⁴⁾ 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit [fMODE = 10: This bit is ignored If MODE = 0 or 11: 1 = SCANCO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt 0 = SCANCO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt 0 = SCANCO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt	EN ⁽¹⁾	SCANGO ^(2, 3)	BUSY ⁽⁴⁾	INVALID	INTM	—	MODE	<1:0> ⁽⁵⁾
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EN: Scanner Enable bit ⁽¹⁾ 1 1 = Scanner is enabled 0 = Scanner GO bit ^(2, 3) 1 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 0 = Scanner operations will not occur 5 Scanner cycle is in process 0 = Scanner cycle is in process 0 = Scanner door is a complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H points to a valid address bit 3 INTW: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 0: (CPU is stalled until all data is transferred): 1 = SCANLGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returned from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' 1 1 = Triggered mode 10 = Preek mode 0 = Interrupts do not prevent NVM access </td <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit</td>	bit 7							bit
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EN: Scanner Enable bit ⁽¹⁾ 1 1 = Scanner is enabled 0 = Scanner GO bit ^(2, 3) 1 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 0 = Scanner operations will not occur 5 BUSY: Scanner Abort signal bit 1 = Scanner cycle is in process 0 = Scanner cycle is not process 0 = ScANLADRL/H host to a valid address bit 4 INVALID: Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 10: This bit is ignored If MODE = 10: This bit is ignored If MODE = 0 or 11: 1 = SCANLGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = Scance standed to the cycle of uning interrupt operation; scan operations resume after returing interrupt 0 = Interrupts do not prevent NVM access bit 1 SCANGO is overridden (to zero) during interrupt operation; scan operations resume after reture from interrupt 0 = Interrupts do not prevent NVM access	Logond							
 u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EN: Scanner Enable bit⁽¹⁾ Scanner is enabled Scanner is enabled Scanner GO bit^(2, 3) When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. Scanner operations will not occur BUSY: Scanner Busy Indicator bit⁽⁴⁾ Scanner oycle is in process Scanner cycle is complete (or never started) INVALID: Scanner Abort signal bit SCANLADRL/H bas incremented or contains an invalid address⁽⁶⁾ SCANLADRL/H points to a valid address SCANLADRL/H points to a valid address SCANLADRL/H points to a valid address SCANLAORL/H as incremented or contains an invalid address⁽⁶⁾ SCANLAORL/H points to a valid address SCANLAORL/H as incremented or contains an invalid address⁽⁶⁾ SCANLAORL/H points to a valid address INTW: NVM Scanner Interrupt Management Mode Select bit If MODE = 10 (CPU is stalled until all data is transferred); SCANGO is overridden (to zero) during interrupt response will be affected If MODE = 10 or 11: SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 10 or 11: SCANGO is not affected by interrupt operation; scan operations resume after retur from interrupt Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE = 10 (SCANCON0 register) does not affect any other register content. This bit is cleared when LADR > HADR (and a data cycle is not occurring). If INTM = 1, this bit is overridden (to zero, during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. <li< td=""><td>-</td><td>a hit</td><td>\// = \//ritabla</td><td>h it</td><td></td><td>monted hit read</td><td></td><td></td></li<>	-	a hit	\// = \//ritabla	h it		monted hit read		
'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 EN: Scanner Enable bit ⁽¹⁾ 1 1 = Scanner is disabled, internal states are reset 0 bit 6 SCANGO: Scanner GO bit ^(2, 3) 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit ⁽⁴⁾ 1 = Scanner cycle is process 0 = Scanner cycle is normented or contains an invalid address ⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit IfMODE = 10: This bit is gnored IfMODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returing interrupt 0 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE 0 = Enterrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' 11 = Triggered mode 10 = Peek mode 10 = De ke mode <								othor Doooto
 bit 7 EN: Scanner Enable bit⁽¹⁾ = Scanner is enabled = Scanner is disabled, internal states are reset bit 6 SCANGO: Scanner GO bit^(2, 3) = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pato the client peripheral. = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit⁽⁴⁾ = Scanner cycle is in process = Scanner cycle is in process = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 10 or 11: SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt I = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt on on on 11: = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning interrupt and on the revent NVM access bit 1-0 MODE MODE 1 = Triggered mode 10 = Peek mode 10 = Peek mode 10 = Peek mode 10 = Peek mode 10 = Concurrent mode 10 = Concurrent mode 11 = This bit is overridden (to zero, but not cleared) during an interrupt response. 21 This bit is		-						olner Resels
 1 = Scanner is enabled 0 = Scanner is disabled, internal states are reset bit 6 SCANGO: Scanner GO bit^(2, 3) 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit⁽⁴⁾ 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 0 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 0 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupt Read as '0' bit 1-0 MODE MODE 1 = Triggered mode 10 = Peek mode 10 = Duest mode 00 = Concurrent mode 10 = Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 	"I" = Bit is se	t	$0^{\circ} = Bit is cle$	ared	HC = BIt IS CI	eared by hardw	are	
 1 = Scanner is enabled 0 = Scanner is disabled, internal states are reset bit 6 SCANGO: Scanner GO bit^(2, 3) 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data pa to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit⁽⁴⁾ 1 = Scanner cycle is no process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupt 0 = Interrupt Read as '0' bit 1-0 MODE MODE 1 = Triggered mode 10 = Peek mode 10 = Peek mode 10 = Peek mode 10 = Eurst mode 00 = Concurrent mode 00 = Concurrent mode 0 = Concurrent mode 11 = This bit is overridden (to zero, but not cleared) during an interrupt response. 45 BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5 See Table 11-1 for more detailed information. 	bit 7	EN: Scanner	Enable bit ⁽¹⁾					
bit 6 SCANGO: Scanner GO bit ^(2, 3) 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data parts to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit ⁽⁴⁾ 1 = Scanner cycle is in process 0 = S Canner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address ⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is not affected by interrupt operation; scan operations resume after returing interrupt 0 = loterrupt do not prevent NVM access bit 1-0 MODE MODE Setting EN = 0 (SCANCON register) does not affect any other register content. 2: This bit is overridden (to zero, but not cleared) during an interrupt response. 4: Setting EN = 0 (SCANCONO register) does not affect any other register content. 2: This bit is overridden (to zero, but								
 1 = When the CRC sends a ready signal, NVM will be accessed according to MDx and data part to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit⁽⁴⁾ 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred); 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE 1 = Triggered mode 0 = Concurrent mode 0 = Concurrent mode 0 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is lowerridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 		0 = Scanner i	s disabled, int	ernal states ar	e reset			
 to the client peripheral. 0 = Scanner operations will not occur bit 5 BUSY: Scanner Busy Indicator bit⁽⁴⁾ 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE 1 = Triggered mode 0 = Peek mode 0 = Reek mode 0 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is loweridden (to zero, but not cleared) during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 	bit 6	SCANGO: So	anner GO bit	2, 3)				
bit 5 BUSY: Scanner Busy Indicator bit ⁽⁴⁾ 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address ⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is overridden (to zero) during interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: (MODE<1:0>: (Mode address Mode bits ⁽⁶⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is deared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.		to the clie	ent peripheral.		NVM will be ac	ccessed accordi	ing to MDx and	d data passe
 1 = Scanner cycle is in process 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 			-					
 0 = Scanner cycle is complete (or never started) bit 4 INVALID: Scanner Abort signal bit 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 1-0 MODE MODE 1 = Triggered mode 10 = Peek mode 01 = Peek mode 01 = Burst mode 02 = Concurrent mode 10 = CANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 	bit 5		•					
 1 = SCANLADRL/H has incremented or contains an invalid address⁽⁶⁾ 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is overridden (to zero) during interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE 1 = Triggered mode 1 = Peek mode 0 = Peek mode 0 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.					tarted)			
 0 = SCANLADRL/H points to a valid address bit 3 INTM: NVM Scanner Interrupt Management Mode Select bit If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retur from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE 10 = Peek mode 10 = Peek mode 10 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.	bit 4	INVALID: Sca	inner Abort sig	gnal bit				
 If MODE = 10: This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE MODE MODE Mode Peek mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. This bit is cleared when LADR > HADR (and a data cycle is not occurring). If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. See Table 11-1 for more detailed information. 						lid address ⁽⁶⁾		
 This bit is ignored If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.	bit 3	INTM: NVM S	canner Interro	upt Manageme	ent Mode Select	t bit		
If MODE = 01 (CPU is stalled until all data is transferred): 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits ⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 10 = Peek mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.		If MODE = 103	-					
 1 = SCANGO is overridden (to zero) during interrupt operation; scanner resumes after returning interrupt 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after returning from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.		This bit is igno	ored					
 interrupt a = SCANGO is not affected by interrupts, the interrupt response will be affected <u>If MODE = 00 or 11:</u> a = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after return from interrupt bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ a = Triggered mode a = Peek mode b = Burst mode c = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 		If MODE = 01	(CPU is stalle	d until all data i	s transferred):			
 0 = SCANGO is not affected by interrupts, the interrupt response will be affected If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after reture from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 			is overridden	(to zero) durin	ig interrupt oper	ration; scanner i	resumes after	returning fror
If MODE = 00 or 11: 1 = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after reture from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits ⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 10 = Peek mode 00 = Concurrent mode 00 = Concurrent mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.			is not affecte	d by interrupts	the interrupt re	esponse will be	affected	
 i = SCANGO is overridden (to zero) during interrupt operation; scan operations resume after retu from interrupt 0 = Interrupts do not prevent NVM access bit 2 bit 2 bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.				a by monuple	, allo interrupt re		unootou	
from interrupt 0 = Interrupts do not prevent NVM access bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits ⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.				(to zero) durino	g interrupt opera	ation: scan opera	ations resume	after returnin
 bit 2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 				. , .		, 1		
 bit 1-0 MODE<1:0>: Memory Access Mode bits⁽⁵⁾ T = Triggered mode Peek mode E = Burst mode E = Burst mode Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. This bit is cleared when LADR > HADR (and a data cycle is not occurring). If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. See Table 11-1 for more detailed information. 		0 = Interrupts	do not prever	nt NVM access	6			
 11 = Triggered mode 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.	bit 2	Unimplemen	ted: Read as	'0'				
 10 = Peek mode 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information.	bit 1-0	MODE<1:0>:	Memory Acce	ess Mode bits ^{(!}	5)			
 01 = Burst mode 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 								
 00 = Concurrent mode Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 								
 Note 1: Setting EN = 0 (SCANCON0 register) does not affect any other register content. 2: This bit is cleared when LADR > HADR (and a data cycle is not occurring). 3: If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 								
 This bit is cleared when LADR > HADR (and a data cycle is not occurring). If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. See Table 11-1 for more detailed information. 	Note 1. S			nister) does no	t affect any oth	er register conte	nt	
 If INTM = 1, this bit is overridden (to zero, but not cleared) during an interrupt response. BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. See Table 11-1 for more detailed information. 		÷ .	-		-	-	ли.	
 4: BUSY = 1 when the NVM is being accessed, or when the CRC sends a ready signal. 5: See Table 11-1 for more detailed information. 					-	• •	resnonse	
5: See Table 11-1 for more detailed information.								
				-			,	
6: An invalid address happens when the entire range of the PFM is scanned and completed, i.e., device					inge of the PFM	l is scanned and	d completed i	e., device

REGISTER 11-11: SCANCONO: SCANNER ACCESS CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			LADR<	15:8> ^(1,2)			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 11-12: SCANLADRH: SCAN LOW ADDRESS HIGH BYTE REGISTER

bit 7-0 LADR<15:8>: Scan Start/Current Address bits^(1,2) Most Significant bits of the current address to be fetched from, value increments on each fetch of memory.

- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - **2:** While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 11-13: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			LADR<	7:0> ^(1,2)			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LADR<7:0>: Scan Start/Current Address bits^(1,2) Least Significant bits of the current address to be fetched from, value increments on each fetch of memory

- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			HADR<	:15:8> ^(1,2)			
bit 7							bit 0
Legend:							
R = Readable	= Readable bit W = Writable bit			U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 11-14: SCANHADRH: SCAN HIGH ADDRESS HIGH BYTE REGISTER

bit 7-0 HADR<15:8>: Scan End Address bits^(1,2)

Most Significant bits of the address at the end of the designated scan

- **Note 1:** Registers SCANHADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 11-15: SCANHADRL: SCAN HIGH ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			HADR<	7:0> (1,2)			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 HADR<7:0>: Scan End Address bits^(1,2)

Least Significant bits of the address at the end of the designated scan

- **Note 1:** Registers SCANHADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
—		—	_	TSEL<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3-0	TSEL<3:0>: Scanner Data Trigger Input Selection bits
	1111-1010 = Reserved
	1001 = SMT2_Match
	1000 = SMT1_Match
	0111 = TMR5_Overflow
	0110 = TMR4_postscaled
	0101 = TMR3_Overflow
	0100 = TMR2_postscaled
	0011 = TMR1 Overflow
	0010 = TMR0 Overflow
	0001 = CLKR

0000 = LFINTOSC

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH CRC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CRCACCH	ACC<15:8>							175	
CRCACCL	ACC<7:0>							175	
CRCCON0	EN	CRCGO	BUSY	ACCM	—	_	SHIFTM	FULL	174
CRCCON1	DLEN<3:0> PLEN<3:0>							174	
CRCDATH	DAT<15:8>							175	
CRCDATL	DAT<7:0>							175	
CRCSHIFTH	SHIFT<15:8>							176	
CRCSHIFTL	SHIFT<7:0>							176	
CRCXORH	XOR<15:8>							176	
CRCXORL	XOR<7:1> —							176	
INTCON	GIE	PEIE	_		—	_	_	INTEDG	115
PIE4		_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	120
PIR4		_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	129
SCANCON0	EN SCANGO BUSY INVALID INTM						177		
SCANHADRH	HADR<15:8>							179	
SCANHADRL	HADR<7:0>							179	
SCANLADRH	LADR<15:8>							178	
SCANLADRL	LADR<7:0>							178	
SCANTRIG	TSEL<3:0>						180		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

* Page provides register information.

12.0 I/O PORTS

TABLE 12-1: PORT AVAILABILITY PER DEVICE

Device	PORTA	PORTB	PORTC	PORTD	PORTE
PIC16(L)F18854	•	•	•		•

Each port has ten standard registers for its operation. These registers are:

- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)
- TRISx registers (data direction)
- ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- SLRCONx registers (slew rate)
- · ODCONx registers (open-drain)

Most port pins share functions with device peripherals, both analog and digital. In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output; however, the pin can still be read.


The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled.

Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



12.1 I/O Priorities

Each pin defaults to the PORT data latch after Reset. Other functions are selected with the peripheral pin select logic. See Section 13.0 "Peripheral Pin Select (PPS) Module" for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx register. Digital output functions may continue to control the pin when it is in Analog mode.

Analog outputs, when enabled, take priority over the digital outputs and force the digital output driver to the high-impedance state.

12.2 PORTA Registers

12.2.1 DATA REGISTER

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12.2.8 shows how to initialize PORTA.

Reading the PORTA register (Register 12-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The PORT data latch LATA (Register 12-3) holds the output port data, and contains the latest value of a LATA or PORTA write.

EXAMPLE 12-1: INITIALIZING PORTA

<pre>; This code example illustrates ; initializing the PORTA register. The ; other ports are initialized in the same ; manner.</pre>						
BANKSEL	PORTA	;				
CLRF	PORTA	;Init PORTA				
BANKSEL	LATA	;Data Latch				
CLRF	LATA	;				
BANKSEL	ANSELA	;				
CLRF	ANSELA	;digital I/O				
BANKSEL	TRISA	;				
MOVLW	B'00111000'	;Set RA<5:3> as inputs				
MOVWF	TRISA	;and set RA<2:0> as				
		;outputs				

12.2.2 DIRECTION CONTROL

The TRISA register (Register 12-2) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

12.2.3 OPEN-DRAIN CONTROL

The ODCONA register (Register 12-6) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note: It is not necessary to set open-drain control when using the pin for I²C; the I²C module controls the pin and makes the pin open-drain.

12.2.4 SLEW RATE CONTROL

The SLRCONA register (Register 12-7) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

12.2.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 12-8) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

12.2.6 ANALOG CONTROL

The ANSELA register (Register 12-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.2.7 WEAK PULL-UP CONTROL

The WPUA register (Register 12-5) controls the individual weak pull-ups for each PORT pin.

12.2.8 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See Section 13.0 "Peripheral Pin Select (PPS) Module" for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

12.3 Register Definitions: PORTA

REGISTER 12-1: PORTA: PORTA REGISTER

Legend:							
bit 7							bit 0
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
R/W-x/u							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RA<7:0>**: PORTA I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-2: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

u = Bit is unchanged

'1' = Bit is set

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				

-n/n = Value at POR and BOR/Value at all other Resets

REGISTER 12-3: LATA: PORTA DATA LATCH REGISTER

bit 7-0 LATA<7:0>: RA<7:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-4: ANSELA: PORTA ANALOG SELECT REGISTER

x = Bit is unknown

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSA7 | ANSA6 | ANSA5 | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ANSA<7:0>: Analog Select between Analog or Digital Function on pins RA<7:0>, respectively

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	inchanged x = Bit is unknown		iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 12-5: WPUA: WEAK PULL-UP PORTA REGISTER

bit 7-0 WPUA<7:0>: Weak Pull-up Register bits⁽¹⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 12-6: ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCA7 | ODCA6 | ODCA5 | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODCA<7:0>:** PORTA Open-Drain Enable bits

For RA<7:0> pins, respectively

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

Legend:							
bit 7							bit 0
SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
R/W-1/1							

REGISTER 12-7: SLRCONA: PORTA SLEW RATE CONTROL REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-0 **SLRA<7:0>:** PORTA Slew Rate Enable bits For RA<7:0> pins, respectively

1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

REGISTER 12-8: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLA7 | INLVLA6 | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLA<7:0>: PORTA Input Level Select bits

For RA<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	184
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	185
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185
WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	186
ODCONA	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	186
SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	187
INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	187

TABLE 12-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: Unimplemented, read as '1'.

12.4 PORTB Registers

12.4.1 DATA REGISTER

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-10). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12.2.8 shows how to initialize PORTB.

Reading the PORTB register (Register 12-9) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

The PORT data latch LATB (Register 12-11) holds the output port data, and contains the latest value of a LATB or PORTB write.

EXAMPLE 12-2: INITIALIZING PORTA

; initia ; other	<pre>; This code example illustrates ; initializing the PORTA register. The ; other ports are initialized in the same ; manner.</pre>									
BANKSEL	PORTA	;								
CLRF	PORTA	;Init PORTA								
BANKSEL	LATA	;Data Latch								
CLRF	LATA	;								
BANKSEL	ANSELA	;								
CLRF	ANSELA	;digital I/O								
BANKSEL	TRISA	;								
MOVLW	B'00111000'	;Set RA<5:3> as inputs								
MOVWF	TRISA	;and set RA<2:0> as								
		;outputs								

12.4.2 DIRECTION CONTROL

The TRISB register (Register 12-10) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

12.4.3 OPEN-DRAIN CONTROL

The ODCONB register (Register 12-14) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONB bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONB bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note: It is not necessary to set open-drain control when using the pin for I²C; the I²C module controls the pin and makes the pin open-drain.

12.4.4 SLEW RATE CONTROL

The SLRCONB register (Register 12-15) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONB bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONB bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

12.4.5 INPUT THRESHOLD CONTROL

The INLVLB register (Register 12-8) controls the input voltage threshold for each of the available PORTB input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTB register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

12.4.6 ANALOG CONTROL

The ANSELB register (Register 12-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with its TRIS bit clear and its ANSEL bit set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.4.7 WEAK PULL-UP CONTROL

The WPUB register (Register 12-5) controls the individual weak pull-ups for each PORT pin.

12.4.8 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic or by enabling an analog output, such as the DAC. See Section 13.0 "Peripheral Pin Select (PPS) Module" for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

12.5 Register Definitions: PORTB

REGISTER 12-9: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7		•		•			bit 0
Legend:							
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read			as '0'			

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RB<7:0>**: PORTB I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 12-10: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 12-11: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: RB<7:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 12-12: ANSELB: PORTB ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ANSB<7:0>: Analog Select between Analog or Digital Function on pins RB<7:0>, respectively

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

'1' = Bit is set

	•	JIC	vv = vvritable	חומ	0 – Unimpien	nemed bit, read	as u					
WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WI bit 7	J	R = Readable bit W = Writable bit				aantad hit raad	'0'					
WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WI	Legend:											
WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WI								DILU				
	hit 7		•		•			bit 0				
R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0				
	10/00/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				

REGISTER 12-13: WPUB: WEAK PULL-UP PORTB REGISTER

'0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits⁽¹⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 12-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ODCB<7:0>: PORTB Open-Drain Enable bits

For RB<7:0> pins, respectively

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRB7 | SLRB6 | SLRB5 | SLRB4 | SLRB3 | SLRB2 | SLRB1 | SLRB0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SLRB<7:0>: PORTB Slew Rate Enable bits For RB<7:0> pins, respectively 1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

REGISTER 12-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLB7 | INLVLB6 | INLVLB5 | INLVLB4 | INLVLB3 | INLVLB2 | INLVLB1 | INLVLB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLB<7:0>: PORTB Input Level Select bits

For RB<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	191
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	191
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	192
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	192
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	193
ODCONB	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	193
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0	194
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0	194

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

Note 1: Unimplemented, read as '1'.

12.6 PORTC Registers

12.6.1 DATA REGISTER

PORTC is an 8-bit wide bidirectional port. The corresponding data direction register is TRISC (Register 12-18). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12.2.8 shows how to initialize an I/O port.

Reading the PORTC register (Register 12-17) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The PORT data latch LATC (Register 12-19) holds the output port data, and contains the latest value of a LATC or PORTC write.

12.6.2 DIRECTION CONTROL

The TRISC register (Register 12-18) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

12.6.3 INPUT THRESHOLD CONTROL

The INLVLC register (Register 12-24) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

12.6.4 OPEN-DRAIN CONTROL

The ODCONC register (Register 12-22) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note: It is not necessary to set open-drain control when using the pin for I²C; the I²C module controls the pin and makes the pin open-drain.

12.6.5 SLEW RATE CONTROL

The SLRCONC register (Register 12-23) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

12.6.6 ANALOG CONTROL

The ANSELC register (Register 12-20) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.6.7 WEAK PULL-UP CONTROL

The WPUC register (Register 12-21) controls the individual weak pull-ups for each port pin.

12.6.8 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic. See **Section 13.0 "Peripheral Pin Select (PPS) Module**" for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

12.7 Register Definitions: PORTC

REGISTER 12-17: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	
bit 7	•		<u>.</u>				bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
				-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

'0' = Bit is cleared

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 12-18: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

'1' = Bit is set

TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 12-19: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits

REGISTER 12-20: ANSELC: PORTC ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | ANSC1 | ANSC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	ANSC<7:0>: Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively ⁽¹⁾
	0 = Digital I/O. Pin is assigned to port or digital special function.
	1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-21: WPUC: WEAK PULL-UP PORTC REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits⁽¹⁾

- 1 = Pull-up enabled
- 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

_								
F	R/W-0/0							
ſ	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0
F	bit 7							bit

REGISTER 12-22: ODCONC: PORTC OPEN-DRAIN CONTROL REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

ODCC<7:0>: PORTC Open-Drain Enable bits

For RC<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 12-23: SLRCONC: PORTC SLEW RATE CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRC7 | SLRC6 | SLRC5 | SLRC4 | SLRC3 | SLRC2 | SLRC1 | SLRC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SLRC<7:0>: PORTC Slew Rate Enable bits

For RC<7:0> pins, respectively

1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

REGISTER 12-24: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLC7 | INLVLC6 | INLVLC5 | INLVLC4 | INLVLC3 | INLVLC2 | INLVLC1 | INLVLC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

INLVLC<7:0>: PORTC Input Level Select bits

For RC<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

bit 0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	197
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	197
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	197
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	198
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	198
ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	199
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	199
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	199

TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

12.8 PORTE Registers

12.8.1 DATA REGISTER

PORTE is a 1-bit wide, input-only port.

Reading the PORTE register (Register 12-25) reads the status of the pins, whereas writing to it will write to the PORT latch. Since RE3 is input-only, writes to the PORTE register on this device will have no effect.

12.8.2 INPUT THRESHOLD CONTROL

The INLVLE register (Register 12-27) controls the input voltage threshold for each of the available PORTE input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTE register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

12.8.3 WEAK PULL-UP CONTROL

The WPUE register (Register 12-26) controls the individual weak pull-ups for each port pin.

12.8.4 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic. See **Section 13.0 "Peripheral Pin Select (PPS) Module**" for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

12.9 Register Definitions: PORTE

REGISTER 12-25: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	U-0	U-0	U-0		
_	_	_	_	RE3	_		—		
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	inged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-4	Unimpleme	nted: Read as '()'						

DIT 7-4	Unimplemented: Read as "0"
bit 3	RE<3>: PORTE Input Pin bit
	1 = Port pin is > Vін
	0 = Port pin is < VI∟
bit 2-0	Unimplemented: Read as '0'

REGISTER 12-26: WPUE: WEAK PULL-UP PORTE REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	U-0	U-0	U-0
—	_	_	—	WPUE3	_	—	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3 WPUE3: Weak Pull-up Register bit⁽¹⁾

1 = Pull-up enabled

0 = Pull-up disabled

bit 2-0 Unimplemented: Read as '0'

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

U-0	U-0	U-0	U-0	R/W-1/1	U-0	U-0	U-0
—	-	_	—	INLVLE3	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
'1' = Bit is set		"0" = Bit is clea	ared				

REGISTER 12-27: INLVLE: PORTE INPUT LEVEL CONTROL REGISTER

bit 7-4	Unimplemented: Read as '0'
bit 3	INLVLE3: PORTE Input Level Select bits For RE3 pin.
	 1 = ST input used for PORT reads and interrupt-on-change 0 = TTL input used for PORT reads and interrupt-on-change
bit 2-0	Unimplemented: Read as '0'

TABLE 12-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTE	—	_	_		RE3	_	—		202
WPUE	—	—	_	_	WPUE3	_	—	_	202
INLVLE		_			INLVLE3		_		203

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

TABLE 12-6: SUMMARY OF CONFIGURATION WORD WITH PORTE

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	-		DEBUG	STVREN	PPS1WAY	ZCDDIS	BORV	_	74
CONFIG2	7:0	BORE	N<1:0>	LPBOREN	—	_	_	PWRTE	MCLRE	74

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTE.

13.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 13-1.

		Default	Remappable to Pins of PORTx PIC16F18854				
Input Signal Name	Input Register Name	Location					
Nume		at POR	PORTA	PORTB	PORTC		
INT	INTPPS	RB0	•	•			
TOCKI	TOCKIPPS	RA4	•	•			
T1CKI	T1CKIPPS	RC0	•		٠		
T1G	T1GPPS	RB5		•	•		
ТЗСКІ	T3CKIPPS	RC0		•	•		
T3G	T3GPPS	RC0	•		•		
T5CKI	T5CKIPPS	RC2	•		•		
T5G	T5GPPS	RB4		•	•		
T2IN	T2AINPPS	RC3	•		•		
T4IN	T4AINPPS	RC5		•	•		
T6IN	T6AINPPS	RB7		•	•		
CCP1	CCP1PPS	RC2		•	•		
CCP2	CCP2PPS	RC1		•	•		
CCP3	CCP3PPS	RB5		•	•		
CCP4	CCP4PPS	RB0		•	•		
CCP5	CCP5PPS	RA4	•		•		
SMTWIN1	SMT1WINPPS	RC0		•	•		
SMTSIG1	SMT1SIGPPS	RC1		•	•		
SMTWIN2	SMT2WINPPS	RB4		•	•		
SMTSIG2	SMT2SIGPPS	RB5		•	•		
CWG1IN	CWG1PPS	RB0		•	•		
CWG2IN	CWG2PPS	RB1		•	•		
CWG3IN	CWG3PPS	RB2		•	•		
MDCARL	MDCARLPPS	RA3	•		•		
MDCARH	MDCARHPPS	RA4	•		•		
MDSRC	MDSRCPPS	RA5	•		•		
CLCIN0	CLCIN0PPS	RA0	•		•		
CLCIN1	CLCIN1PPS	RA1	•		•		
CLCIN2	CLCIN2PPS	RB6		•	•		

TABLE 13-1: PPS INPUT SIGNAL ROUTING OPTIONS

		Default Location	Remappable to Pins of PORTx PIC16F18854				
Input Signal Name	Input Register Name						
		at POR	PORTA	PORTB	PORTC		
CLCIN3	CLCIN3PPS	RB7		•	•		
ADCACT	ADCACTPPS	RB4		•	•		
SCK1/SCL1	SSP1CLKPPS	RC3		•	•		
SDI1/SDA1	SSP1DATPPS	RC4		•	•		
SS1	SSP1SSPPS	RA5	•		•		
SCK2/SCL2	SSP2CLKPPS	RB1		•	•		
SDI2/SDA2	SSP2DATPPS	RB2		•	•		
SS2	SSP2SSPPS	RB0		•	•		
RX/DT	RXPPS	RC7		•	•		
СК	TXPPS	RC6		•	•		

TABLE 13-1: PPS INPUT SIGNAL ROUTING OPTIONS (CONTINUED)

Desired Input Pin	Value to Write to Register ⁽¹⁾
RA0	0x00
RA1	0x01
RA2	0x02
RA3	0x03
RA4	0x04
RA5	0x05
RA6	0x06
RA7	0x07
RB0	0x08
RB1	0x09
RB2	0x0A
RB3	0x0B
RB4	0x0C
RB5	0x0D
RB6	0x0E
RB7	0x0F
RC0	0x10
RC1	0x11
RC2	0x12
RC3	0x13
RC4	0x14
RC5	0x15
RC6	0x16
RC7	0x17
RE3	0x23

TABLE 13-2: PPS INPUT REGISTER VALUES

Note 1: Only a few of the values in this column are valid for any given signal. For example, since the INT signal can only be mapped to PORTA or PORTB pins, only the register values 0x00-0x0F (corresponding to RA<7:0> and RB<7:0>) are valid values to write to the INTPPS register.

13.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 13-1.

Note: The notation "xxx" in the register name is a place holder for the peripheral identifier. For example, CLC1PPS.

13.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- EUSART (synchronous operation)
- MSSP (I²C)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 13-2.

Note: The notation "Rxy" is a place holder for the pin port and bit identifiers. For example, x and y for PORTA bit 0 would be A and 0, respectively, resulting in the pin PPS output selection register RA0PPS.




FIGURE 13-1: SIMPLIFIED PPS BLOCK DIAGRAM

13.3 Bidirectional Pins

PPS selections for peripherals with bidirectional signals on a single pin must be made so that the PPS input and PPS output select the same pin. Peripherals that have bidirectional signals include:

- EUSART (synchronous operation)
- MSSP (I²C)
- The I²C SCLx and SDAx functions can be Note: remapped through PPS. However, only the RB1, RB2, RC3 and RC4 pins have the I²C and SMBus specific input buffers implemented (which have different thresholds compared to the normal ST/TTL input levels of the other general purpose I/O pins). If the SCLx or SDAx functions are mapped to some other pin (other than RB1, RB2, RC3 or RC4), the general purpose TTL or ST input buffers (as configured based on INLVL register setting) will be used instead. In most applications, it is therefore recommended only to map the SCLx and SDAx pin functions to the RB1, RB2, RC3 or RC4 pins.

13.4 PPS Lock

The PPS includes a mode in which all input and output selections can be locked to prevent inadvertent changes. PPS selections are locked by setting the PPSLOCKED bit of the PPSLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against inadvertent changes. Examples of setting and clearing the PPSLOCKED bit are shown in Example 13-1.

EXAMPLE 13-1: PPS LOCK/UNLOCK SEQUENCE

;	suspend interrupts
	BCF INTCON,GIE
;	BANKSEL PPSLOCK ; set bank
;	required sequence, next 5 instructions
	MOVLW 0x55
	MOVWF PPSLOCK
	MOVLW 0xAA
	MOVWF PPSLOCK
;	Set PPSLOCKED bit to disable writes or
;	Clear PPSLOCKED bit to enable writes
	BSF PPSLOCK, PPSLOCKED
;	restore interrupts
	BSF INTCON,GIE

13.5 PPS Permanent Lock

The PPS can be permanently locked by setting the PPS1WAY Configuration bit. When this bit is set, the PPSLOCKED bit can only be cleared and set one time after a device Reset. This allows for clearing the PPSLOCKED bit so that the input and output selections can be made during initialization. When the PPSLOCKED bit is set after all selections have been made, it will remain set and cannot be cleared until after the next device Reset event.

13.6 Operation During Sleep

PPS input and output selections are unaffected by Sleep.

13.7 Effects of a Reset

A device Power-On-Reset (POR) clears all PPS input and output selections to their default values. All other Resets leave the selections unchanged. Default input selections are shown in pin allocation Table 13-1 and Table 13-2.

TABLE 13-3: PPS OUTPUT SIGNAL ROUTING OPTIONS

		Remappable to Pins of PORTx					
Output Signal	RxyPPS Register		PIC16F18854				
Name	Value	PORTA	PORTB	PORTC			
ADGRDG	0x25	•		•			
ADGRDA	0x24	•		•			
CWG3D	0x23	•		•			
CWG3C	0x22	•		•			
CWG3B	0x21	•		•			
CWG3A	0x20		•	•			
CWG2D	0x1F		•	•			
CWG2C	0x1E		•	•			
CWG2B	0x1D		•	•			
CWG2A	0x1C		•	•			
DSM	0x1B	•		•			
CLKR	0x1A		•	•			
NCO	0x19	•		•			
TMR0	0x18		•	٠			
SDO2/SDA2	0x17		•	•			
SCK2/SCL2	0x16		•	•			
SD01/SDA1	0x15		•	•			
SCK1/SCL1	0x14		•	•			
C2OUT	0x13	•		•			
C1OUT	0x12	•		•			
DT	0x11		•	•			
TX/CK	0x10		•	•			
PWM7OUT	0x0F	•		•			
PWM6OUT	0x0E	•		•			
CCP5	0x0D	•		•			
CCP4	0x0C		•	•			
CCP3	0x0B		•	•			
CCP2	0x0A		•	•			
CCP1	0x09		•	•			
CWG1D	0x08		•	•			
CWG1C	0x07		•	•			
CWG1B	0x06		•	•			
CWG1A	0x05		•	•			
CLC4OUT	0x04		•	•			
CLC3OUT	0x03		•	•			
CLC2OUT	0x02	•		•			
CLC10UT	0x01	•		•			

Note: When RxyPPS = 0x00, port pin Rxy output value is controlled by the respective LATxy bit.

13.8 Register Definitions: PPS Input Selection

REGISTER 13-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION⁽¹⁾

U-0	U-0	R/W-q/u	R/W-q/u	R/W/q/u	R/W-q/u	R/W-q/u	R/W-q/u
—	—			xxxPF	PS<5:0>		
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = value dep	ends on periph	eral	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **xxxPPS<5:0>:** Peripheral xxx Input Selection bits See Table 13-2.

- **Note 1:** The "xxx" in the register name "xxxPPS" represents the input signal function name, such as "INT", "T0CKI", "RX", etc. This register summary shown here is only a prototype of the array of actual registers, as each input function has its own dedicated SFR (ex: INTPPS, T0CKIPPS, RXPPS, etc.).
 - 2: Each specific input signal may only be mapped to a subset of these I/O pins, as shown in Table 13-2. Attempting to map an input signal to a non-supported I/O pin will result in undefined behavior. For example, the "INT" signal map be mapped to any PORTA or PORTB pin. Therefore, the INTPPS register may be written with values from 0x00-0x0F (corresponding to RA0-RB7). Attempting to write 0x10 or higher to the INTPPS register is not supported and will result in undefined behavior.

PIC16(L)F18854

U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u			
—	—		RxyPPS<5:0>							
bit 7			bit (
Legend:										
Logona.										
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				

	<u> </u>	
'1' = Bit is set	'0' = Bit is cleared	
u = Bit is unchanged	x = Bit is unknown	-n/n = value at POR and BOR/value at al

DIT 7-6	Unimplemented: Read as "0"
bit 5-0	RxyPPS<5:0>: Pin Rxy Output Source Selection bits See Table 13-3.

Note 1: TRIS control is overridden by the peripheral as required.

REGISTER 13-3: PPSLOCK: PPS LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—		—	—	—		PPSLOCKED
bit 7		bit 0					

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 Unimplemented: Read as '0'

bit 0

PPSLOCKED: PPS Locked bit

 $\ensuremath{\texttt{1=PPS}}$ is locked. PPS selections can not be changed.

0= PPS is not locked. PPS selections can be changed.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	—	—	—	—	—	—	—	PPSLOCKED	211
INTPPS	_	_	_	_		INT	PPS<3:0>		210
TOCKIPPS	_	_	_	_		TOC	(IPPS<3:0>		210
T1CKIPPS	_	—	—			T1CKIPPS<	4:0>		210
T1GPPS	—	—	_			T1GPPS<4	:0>		210
T3CKIPPS	—	—	_			T3CKIPPS<	4:0>		210
T3GPPS	—	_	_			T3GPPS<4	:0>		210
T5CKIPPS	—	_	_			T5CKIPPS<	4:0>		210
T5GPPS	—	_	_			T5GPPS<4	:0>		210
T5GPPS	_	_	_			T5GPPS<4	:0>		210
T2AINPPS						T2AINPPS<	4:0>		210
T4AINPPS						T5AINPPS<	4:0>		210
T6AINPPS						T6AINPPS<	4:0>		210
CCP1PPS	—	—	—			CCP1PPS<	4:0>		210
CCP2PPS	—	_	—			CCP2PPS<	4:0>		210
CCP3PPS	—	—	—		CCP3PPS<4:0>				210
CCP4PPS	_	_	_		CCP4PPS<4:0>				210
CCP5PPS	_	_	_			CCP5PPS<	4:0>		210
CWG1PPS	—	_	_			CWG1PPS<	4:0>		210
CWG2PPS		—	—			CWG2PPS<	4:0>		210
CWG3PPS	—	_	_			CWG3PPS<	4:0>		210
MDCARLPPS	_	_	_			MDCARLPPS	<4:0>		210
MDCARHPPS	_	—	—			MDCARHPPS	6<4:0>		210
MDSRCPPS	—	_	_			MDSRCPPS	<4:0>		210
SSP1CLKPPS	_	_	_			SSP1CLKPPS	S<4:0>		210
SSP1DATPPS	_	_	_			SSP1DATPPS	S<4:0>		210
SSP1SSPPS	_	_	_			SSP1SSPPS	<4:0>		210
SSP2CLKPPS	—	_	_			SSP2CLKPP	S<4:0>		210
SSP2DATPPS	_	_	_			SSP2DATPPS	S<4:0>		210
SSP2SSPPS	_	_	_			SSP2SSPPS	<4:0>		210
RXPPS	—	—	—			RXPPS<4	:0>		211
TXPPS	—	—	—			TXPPS<4	0>		210
CLCIN0PPS	—	_	—			CLCIN0PPS	<4:0>		210
CLCIN1PPS	—	—	—			CLCIN1PPS	<4:0>		210
CLCIN2PPS	—	—	—			CLCIN2PPS	<4:0>		210
CLCIN3PPS	_	_	—			CLCIN3PPS	<4:0>		210
SMT1WINPPS	—	—	—			SMT1WINPPS	6<4:0>		210
SMT1SIGPPS	—	_	—			SMT1SIGPPS	6<4:0>		210
SMT2WINPPS	—	_	—			SMT2WINPP	8<4:0>		210
SMT2SIGPPS	—	—	—			SMT2SIGPPS	\$<4:0>		210
ADCACTPPS	—	_	—			ADCACTPPS	<4:0>		210
RA0PPS	_	_			RA)PPS<5:0>			211
RA1PPS	_	—			RA	1PPS<5:0>			211
RA2PPS	-	_			RA	2PPS<5:0>			211
RA3PPS	_	_			RA	3PPS<5:0>			211

TABLE 13-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

PIC16(L)F18854

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
RA4PPS	_	—	RA4PPS<5:0>						211
RA5PPS	_	_		RA5PPS<5:0>					
RA6PPS	_	_		RA6PPS<5:0>					
RA7PPS	—	_		RA7PPS<5:0>					
RB0PPS	—	_		RB0PPS<5:0>					
RB1PPS	—	—		RB1PPS<5:0>					
RB2PPS	—	_		RB2PPS<5:0>					
RB3PPS	—	_		RB3PPS<5:0>					
RB4PPS	_	_		RB4PPS<5:0>					211
RB5PPS	—	_		RB5PPS<5:0>					211
RB6PPS	—	_		RB6PPS<5:0>					211
RB7PPS	—	_		RB7PPS<5:0>					211
RC0PPS	-	—	RC0PPS<5:0>					211	
RC1PPS	—	_	RC1PPS<5:0>						211
RC2PPS	—	_	RC2PPS<5:0>						211
RC3PPS	—	_	RC3PPS<5:0>						211
RC4PPS	—	—	RC4PPS<5:0>					211	
RC5PPS	—	—	RC5PPS<5:0>					211	
RC6PPS	—	—	RC6PPS<5:0>					211	
RC7PPS	—	_	RC7PPS<5:0>						211

TABLE 13-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE (CONTINUED)

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

14.0 PERIPHERAL MODULE DISABLE

The PIC16F18854 provides the ability to disable selected modules, placing them into the lowest possible Power mode.

For legacy reasons, all modules are ON by default following any Reset.

14.1 Disabling a Module

Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function.
- The module is held in Reset.
- · Any SFRs become "unimplemented"
 - Writing is disabled
 - Reading returns 00h
- Module outputs are disabled; I/O goes to the next module according to pin priority

14.2 Enabling a module

When the register bit is cleared, the module is reenabled and will be in its Reset state; SFR data will reflect the POR Reset values.

Depending on the module, it may take up to one full instruction cycle for the module to become active. There should be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.

14.3 Disabling a Module

When a module is disabled, any and all associated input selection registers (ISMs) are also disabled.

14.4 System Clock Disable

Setting SYSCMD (PMD0, Register 14-1) disables the system clock (Fosc) distribution network to the peripherals. Not all peripherals make use of SYSCLK, so not all peripherals are affected. Refer to the specific peripheral description to see if it will be affected by this bit.

PIC16(L)F18854

R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
SYSCMD	FVRMD	—	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD		
7			1	1			(
Legend:									
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cle	ared	q = Value depends on condition					
bit 7	See des 1 = System o	sable Periphera cription in <mark>Sec</mark> t clock network d clock network e	tion 14.4 "Sys isabled (a.k.a.	tem Clock Disa	ble".				
bit 6	•	able Fixed Volta dule disabled		(FVR) bit					
bit 5	Unimplemented: Read as '0'								
bit 4	CRCMD: CRC 1 = CRC mod 0 = CRC mod		ble bit						
bit 3	1 = Scanner	ogram Memory module disable module enable	ed	lule Disable bit					
bit 2	1 = User mer	ess to these lo	ROM reading a	nd writing is disa zero.	abled; NVMCO	N registers can	not be written		
bit 1	1 = CLKR m	sable Clock Re odule disabled odule enabled	eference CLKR	bit					
bit 0	1 = IOC mod	ble Interrupt-or lule(s) disabled lule(s) enabled		All Ports					

PIC16(L)F18854

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
NCOMD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD		
pit 7							bit (
_egend:									
R = Readabl	e hit	W = Writable I	oit	II = Unimplem	ented hit read	as '0'			
u = Bit is unchanged		x = Bit is unkn		U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea		q = Value depends on condition					
pit 7	1 = NCO1 m	able Numericall odule disabled odule enabled	y Control Osci	llator bit					
pit 6	TMR6MD: Disable Timer TMR6 1 = TMR6 module disabled 0 = TMR6 module enabled								
pit 5	TMR5MD: Disable Timer TMR5 1 = TMR5 module disabled 0 = TMR5 module enabled								
pit 4	TMR4MD: Disable Timer TMR4 1 = TMR4 module disabled 0 = TMR4 module enabled								
pit 3	TMR3MD: Disable Timer TMR3 1 = TMR3 module disabled 0 = TMR3 module enabled								
pit 2	1 = TMR2 mo	sable Timer TM odule disabled odule enabled	R2						
pit 1	1 = TMR1 m	sable Timer TM odule disabled odule enabled	R1						
oit O	1 = TMR0 mo	sable Timer TM odule disabled odule enabled	R0						

 $\ensuremath{\textcircled{}^{\odot}}$ 2016-2020 Microchip Technology Inc.

U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	DACMD	ADCMD		_	CMP2MD	CMP1MD	ZCDMD
bit 7							bit C
Legend:							
R = Readal	ble bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unkn	own	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ired	q = Value dep	ends on condit	ion	
bit 7 bit 6 bit 5 bit 4-3	DACMD: Dis 1 = DAC mo 0 = DAC mo ADCMD: Dis 1 = ADC mo 0 = ADC mo Unimplemen	dule disabled dule enabled able ADC bit dule disabled dule enabled hted: Read as 'C	,				
bit 2	1 = CMP2 m	isable Compara odule disabled odule enabled	tor CMP2 bit ⁽¹)			
bit 1	1 = CMP1 m	isable Compara odule disabled odule enabled	tor CMP1 bit				
bit 0	ZCDMD: Disa 1 = ZCD mod 0 = ZCD mod	dule disabled					

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is un	changed	x = Bit is unkr	iown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
bit 7	Unimplemen	ted: Read as '	۱'				
bit 6	-	isable Pulse-W		PWM7 bit			
		odule disabled					
	0 = PWM7 m	odule enabled					
bit 5		isable Pulse-W	dth Modulator	PWM6 bit			
		odule disabled					
bit 4		sable Pulse-Wi	hth Modulator				
DIL 4		odule disabled					
	0 = CCP5 m	odule enabled					
bit 3	CCP4MD: Dis	sable Pulse-Wi	dth Modulator	CCP4 bit			
		odule disabled					
1 1 0		odule enabled					
bit 2	CCP3MD: Disable Pulse-Width Modulator CCP3 bit 1 = CCP3 module disabled						
	0 = CCP3 module enabled						
bit 1	CCP2MD: Disable Pulse-Width Modulator CCP2 bit						
		odule disabled					
		odule enabled					
bit 0		sable Pulse-Wio odule disabled	th Modulator	CCP1 bit			
		odule disabled					
	5 66 . The						

bit 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	UART1MD	MSSP2MD	MSSP1MD	_	CWG3MD	CWG2MD	CWG1MD
bit 7	·						bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	•	nented bit, read		
u = Bit is un	changed	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is clea	ared	q = Value dep	ends on conditi	on	
bit 7	Unimplemen	ted: Read as '0)'				
bit 6		isable EUSAR					
		module disable					
			-				
bit 5		isable MSSP2 nodule disabled					
		nodule enabled					
bit 4	MSSP1MD: D	isable MSSP1	bit				
	1 = MSSP1 n	nodule disabled	ł				
	0 = MSSP1 n	nodule enabled					
bit 3	Unimplemen	ted: Read as '0)'				
bit 2		sable CWG3 b	it				
		odule disabled					
		odule enabled					
bit 1		CWG2MD: Disable CWG2 bit 1 = CWG2 module disabled					
		CWG2 module disabled					
bit 0		sable CWG1 b	it				
		odule disabled					
	0 = CWG1 m	odule enabled					

REGISTER 14-5: PMD4: PMD CONTROL REGISTER 4

R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SMT2MD	SMT1MD		CLC4MD	CLC3MD	CLC2MD	CLC1MD	DSMMD
bit 7	ONTIME			CECOND	OLOZIND	OLOTIMD	bit (
							DILC
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is unc	hanged	x = Bit is unk	nown	-		R/Value at all o	ther Resets
'1' = Bit is set	•	'0' = Bit is cle	ared	q = Value dep	ends on condit	ion	
bit 7	SMT2MD: Dis	able Signal M	easurement Tir	ner2 bit			
		odule disabled					
	0 = SMT2 mo						
bit 6			easurement Tir	ner1 bit			
	1 = SMT1 mc 0 = SMT1 mc	odule disabled					
bit 5		ted: Read as '	0'				
bit 4	-	able CLC4 bit					
	1 = CLC4 mc						
	0 = CLC4 mc						
bit 3	CLC3MD: Dis	able CLC3 bit					
	1 = CLC3 mc	dule disabled					
	0 = CLC3 mc	dule enabled					
bit 2		able CLC2 bit					
	1 = CLC2 module disabled						
	0 = CLC2 module enabled						
bit 1	CLC1MD: Disable CLC bit 1 = CLC1 module disabled						
	1 = CLC1 mc 0 = CLC1 mc						
bit 0			al Modulator bi	t			
	1 = DSM modelse	-		L			

15.0 INTERRUPT-ON-CHANGE

All the pins of PORTA, PORTB, PORTC, and pin RE3 of PORTE can be configured to operate as interrupt-on-change (IOC) pins on PIC16(L)F18854 family devices. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual pin, or combination of pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Main Switch)
- · Individual pin configuration
- · Rising and falling edge detection
- · Individual pin interrupt flags

Figure 15-1 is a block diagram of the IOC module.

15.1 Enabling the Module

To allow individual pins to generate an interrupt, the IOCIE bit of the PIE0 register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

15.2 Individual Pin Configuration

For each pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting the associated bits in both of the IOCxP and IOCxN registers.

15.3 Interrupt Flags

The bits located in the IOCxF registers are status flags that correspond to the interrupt-on-change pins of each port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the PIR0 register reflects the status of all IOCxF bits.

15.4 Clearing Interrupt Flags

The individual status flags, (IOCxF register bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 15-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)


MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

15.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the affected IOCxF register will be updated prior to the first instruction executed out of Sleep.





15.6 Register Definitions: Interrupt-on-Change Control

REGISTER 15-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCAP7 | IOCAP6 | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCAP<7:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCAN7 | IOCAN6 | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCAN<7:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCAF7 | IOCAF6 | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCAF<7:0>: Interrupt-on-Change PORTA Flag bits

- 1 = An enabled change was detected on the associated pin. Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change.

REGISTER 15-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | IOCBP3 | IOCBP2 | IOCBP1 | IOCBP0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

- IOCBP<7:0>: Interrupt-on-Change PORTB Positive Edge Enable bits
 - 1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
 - 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCBN<7:0>: Interrupt-on-Change PORTB Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

ſ	R/W/HS-0/0							
ſ	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
ſ	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCBF<7:0>: Interrupt-on-Change PORTB Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

REGISTER 15-7:	IOCCP: INTERRUPT-ON-CHANGE PORTC POSITIVE EDGE REGISTER

R/W-0/0 R/W-0/0 <t< th=""><th>0</th><th>bit</th><th>W = Writable</th><th>bit</th><th>U = Unimplem</th><th>nented bit, read</th><th>as '0'</th><th></th></t<>	0	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'		
IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0 bit 7 bit 0	Legend:			R = Readable bit W = Writable bit					
IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0	Legend:								
IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0									
	bit 7							bit 0	
R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	
		R/W-U/U	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	

'1' = Bit is set	

bit 7-0

IOCCP<7:0>: Interrupt-on-Change PORTC Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin

'0' = Bit is cleared

REGISTER 15-8: IOCCN: INTERRUPT-ON-CHANGE PORTC NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCCN7 | IOCCN6 | IOCCN5 | IOCCN4 | IOCCN3 | IOCCN2 | IOCCN1 | IOCCN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCCN<7:0>: Interrupt-on-Change PORTC Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin

REGISTER 15-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCCF7 | IOCCF6 | IOCCF5 | IOCCF4 | IOCCF3 | IOCCF2 | IOCCF1 | IOCCF0 |
| bit 7 | | • | | | | • | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

- IOCCF<7:0>: Interrupt-on-Change PORTC Flag bits
- 1 = An enabled change was detected on the associated pin
 - Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.
- 0 = No change was detected, or the user cleared the detected change

REGISTER 15-10: IOCEP: INTERRUPT-ON-CHANGE PORTE POSITIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0	
—	—	—	—	IOCEP3	—	—	—	
bit 7						•	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all othe			other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	HS - Bit is set in hardware				

bit 7-4	Unimplemented: Read as '0'
bit 3	IOCEP3: Interrupt-on-Change PORTE Positive Edge Enable bit
	1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCCFx bit and IOCIF flag will
	be set upon detecting an edge.
	0 = Interrupt-on-Change disabled for the associated pin
bit 2-0	Unimplemented: Read as '0'

REGISTER 15-11: IOCEN: INTERRUPT-ON-CHANGE PORTE NEGATIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0
—	—		-	IOCEN3	_	_	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-4	Unimplemented: Read as '0'
---------	----------------------------

bit 3	IOCEN3: Interrupt-on-Change PORTE Negative Edge Enable bit 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge. 0 = Interrupt-on-Change disabled for the associated pin
bit 2-0	Unimplemented: Read as '0'

REGISTER 15-12: IOCEF: INTERRUPT-ON-CHANGE PORTE FLAG REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	U-0	U-0	U-0
—	_	—		IOCEF3	—	—	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writ		W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set '0' = Bit		'0' = Bit is clea	ared	HS - Bit is set	t in hardware		
'1' = Bit is set '0' = Bit is cleared HS - Bit is set in hardware							
bit 7-4	Unimplemen	ted: Read as '	י.				

bit 7-4	Unimplemented: Read as '0'
bit 3	IOCEF3: Interrupt-on-Change PORTE Flag bit
	1 = An enabled change was detected on the associated pin
	Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling
	edge was detected on RCx.
	0 = No change was detected, or the user cleared the detected change
bit 2-0	Unimplemented: Read as '0'

ABLE 15-1: SUMMART OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA4	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	198
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	197
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	115
PIE0			TMR0IE	IOCIE				INTE	116
IOCAP	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	223
IOCAN	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	223
IOCAF	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	223
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	224
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	224
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	224
IOCCP	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	225
IOCCN	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	225
IOCCF	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	225
IOCEP	—	—	—	—	IOCEP3	—	—	—	226
IOCEN	—	—	—	—	IOCEN3	—	—	—	226
IOCEF	—	_	—	—	IOCEF3	—	_	—	227

TABLE 15-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

16.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

Note: Fixed Voltage Reference output cannot exceed VDD.

16.1 Independent Gain Amplifiers

The output of the FVR, which is connected to the ADC, comparators, and DAC, is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 23.0** "**Analog-to-Digital Converter With Computation (ADC2) Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" and Section 18.0 "Comparator Module" for additional information.

16.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set.

FIGURE 16-1: VOLTAGE REFERENCE BLOCK DIAGRAM



Register Definitions: FVR Control 16.3

REGISTER 16-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY ⁽¹⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	CDAF\	/R<1:0>	ADFV	R<1:0>
bit 7							bit 0

Legend:							
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is un	changed	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is s	et	'0' = Bit is cleared	q = Value depends on condition				
bit 7	1 = Fixed	Fixed Voltage Reference Ena J Voltage Reference is enable J Voltage Reference is disable	ed				
bit 6	FVRRDY: Fixed Voltage Reference Ready Flag bit ⁽¹⁾ 1 = Fixed Voltage Reference output is ready for use 0 = Fixed Voltage Reference output is not ready or not enabled						
bit 5	TSEN: Temperature Indicator Enable bit ⁽³⁾ 1 = Temperature Indicator is enabled 0 = Temperature Indicator is disabled						
bit 4	TSRNG: Temperature Indicator Range Selection bit ⁽³⁾ 1 = VOUT = VDD - 4Vτ (High Range) 0 = VOUT = VDD - 2Vτ (Low Range)						
bit 3-2	CDAFVR<1:0>: Comparator FVR Buffer Gain Selection bits 11 = Comparator FVR Buffer Gain is 4x, $(4.096V)^{(2)}$ 10 = Comparator FVR Buffer Gain is 2x, $(2.048V)^{(2)}$ 01 = Comparator FVR Buffer Gain is 1x, $(1.024V)$ 00 = Comparator FVR Buffer is off						
bit 1-0	ADFVR<1:0>: ADC FVR Buffer Gain Selection bit 11 = ADC FVR Buffer Gain is 4x, $(4.096V)^{(2)}$ 10 = ADC FVR Buffer Gain is 2x, $(2.048V)^{(2)}$ 01 = ADC FVR Buffer Gain is 1x, $(1.024V)$ 00 = ADC FVR Buffer is off						
2: F	FVRRDY is always '1' for PIC16F18854 devices only. Fixed Voltage Reference output cannot exceed VDD. See Section 17.0 "Temperature Indicator Module" for additional information.						

3: See Section 17.0 "Temperature Indicator Module" for additional information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	230
ADREF				ADNREF			ADPRE	F<1:0>	323
ADPCH				ADPCH<5:0>			324		
CM1CON1	—	_	_	-	_	—	INTP	INTN	241
CM1NSEL	—	_	_	-	_		NCH<2:0>		242
CM1PSEL	—		_	_			PCH<2:0>		242
CM2CON1	—	_	_		_	—	INTP	INTN	241
CM2NSEL	—	_	_	-	_		NCH<2:0>		242
CM2PSEL	_	_		_	_	— PCH<2:0>			242
DAC1CON0	DAC1EN	_	DAC10E1	DAC10E2	DAC1PS	SS<1:0>	_	DAC1NSS	349

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Legend: -= unimplemented locations read as '0'. Shaded cells are not used with the Fixed Voltage Reference.

17.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

17.1 Circuit Operation

Figure 17-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 17-1 describes the output characteristics of the temperature indicator.

EQUATION 17-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **16.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 17-1: TEMPERATURE CIRCUIT DIAGRAM



17.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 17-1 shows the recommended minimum VDD vs.range setting.

TABLE 17-1:	RECOMMENDED VDD VS.
	RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

17.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 23.0 "Analog-to-Digital Converter With Computation (ADC2) Module" for detailed information.

17.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between consecutive conversions of the temperature indicator output.

TABLE 17-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFVR<1:0>		ADFVF	R<1:0>	230

Legend: Shaded cells are unused by the Temperature Indicator module.

18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Programmable input selection
- Programmable output polarity
- · Rising/falling output edge interrupts
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- CWG1 Auto-shutdown source
- · Selectable voltage reference


18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.


The comparators available are shown in Table 18-1.

TABLE 18-1: AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F18854	•	•



SINGLE COMPARATOR






FIGURE 18-2: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM

18.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- Output
- Output polarity
- · Hysteresis enable
- · Timer1 output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

• Interrupt on positive/negative edge enables

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR OUTPUT

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register.

The comparator output can also be routed to an external pin through the RxyPPS register (Register 13-2). The corresponding TRIS bit must be clear to enable the pin as an output.

Note 1: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

 Table 18-2
 shows
 the output
 state
 versus
 input

 conditions, including polarity control.

 <t

TABLE 18-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

18.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See Comparator Specifications in Table 37-14 for more information.

18.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 28.7 "Timer Gate**" for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

18.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 28-1) for more information.

18.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

18.6 Comparator Positive Input Selection

Configuring the CxPCH<2:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN0+ analog pin
- DAC output
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See **Section 16.0 "Fixed Voltage Reference (FVR)"** for more information on the Fixed Voltage Reference module.

See Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

18.7 Comparator Negative Input Selection

The CxNCH<2:0> bits of the CMxCON1 register direct an analog input pin and internal reference voltage or analog ground to the inverting input of the comparator:

- · CxIN- pin
- FVR (Fixed Voltage Reference)
- Analog Ground

Some inverting input selections share a pin with the operational amplifier output function. Enabling both functions at the same time will direct the operational amplifier output to the comparator inverting input.

Note: To use CxINy+ and CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

18.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 37-14 for more details.


18.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k Ω is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

 Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



18.10 CWG1 Auto-shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding ASxE is enabled, the CWG operation will be suspended immediately (see Section 20.10 "Auto-Shutdown").

18.11 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.

18.12 Register Definitions: Comparator Control

REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
ON	OUT	_	POL	_	_	HYS	SYNC		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'			
u = Bit is uncl	hanged	x = Bit is unki	nown	-n/n = Value	at POR and BC	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7	-	ator Enable bit							
	 1 = Comparator is enabled 0 = Comparator is disabled and consumes no active power 								
bit 6	OUT: Comparator Output bit								
	If CxPOL = 1 (inverted polarity):								
	1 = CxVP < CxVN								
	0 = CxVP > 0								
	$\frac{\text{If CxPOL} = 0}{1 = \text{CxVP} > 0}$	(non-inverted	polarity):						
	0 = CxVP < 0								
bit 5	Unimplemented: Read as '0'								
bit 4	POL: Comparator Output Polarity Select bit								
		tor output is in							
	•	tor output is no							
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1	•	rator Hysteres							
		 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled 							
bit 0		parator Output	-						
	Output u	pdated on the	falling edge of	Timer1 clock s		ges on Timer1	clock source.		
	0 = Compara	ator output to T	imer1 and I/O	pin is asynchro	onous				

REGISTER 18-2:	CMxCON1: COMPARATOR Cx CONTROL REGISTER 1
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0		
	—	—	_	—	_	INTP	INTN		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other F				other Resets					
'1' = Bit is set '0' = Bit is cleared									
bit 7-2	Unimplemen	ted: Read as '	n'						

bit 7-2	Unimplemented: Read as '0'
bit 1	INTP: Comparator Interrupt on Positive-Going Edge Enable bits
	 1 = The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive-going edge of the CxOUT bit
bit 0	INTN: Comparator Interrupt on Negative-Going Edge Enable bits
	 1 = The CxIF interrupt flag will be set upon a negative-going edge of the CxOUT bit 0 = No interrupt flag will be set on a negative-going edge of the CxOUT bit

REGISTER 18-3: CMxNSEL: COMPARATOR Cx NEGATIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_	—	_		NCH<2:0>	
bit 7							bit 0

Legend:

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

	bit 7-3	Unimplemented: Read as '0'
--	---------	----------------------------

bit 2-0 NCH<2:0>: Comparator Negative Input Channel Select bits

- 111 = CxVN connects to AVss
 - 110 = CxVN connects to FVR Buffer 2
 - 101 = CxVN unconnected
 - 100 = CxVN unconnected
 - <code>011 = CxVN connects to CxIN3- pin</code>
- 010 = CxVN connects to CxIN2- pin
- 001 = CxVN connects to CxIN1- pin
- 000 = CxVN connects to CxIN0- pin

REGISTER 18-4: CMxPSEL: COMPARATOR Cx POSITIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	_	—	_		PCH<2:0>	
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 PCH<2:0>: Comparator Positive Input Channel Select bits

111 = CxVP connects to AVss

- 110 = CxVP connects to FVR Buffer 2
- 101 = CxVP connects to DAC output
- 100 = CxVP unconnected
- 011 = CxVP unconnected
- 010 = CxVP unconnected
- 001 = CxVP connects to CxIN1+ pin
- 000 = CxVP connects to CxIN0+ pin

REGISTER 18-5: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
	_	—	_	—	_	MC2OUT	MC10UT
bit 7							bit 0

Legend:

U		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 18-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	192
CMxCON0	ON	OUT	_	POL	_	_	HYS	SYNC	240
CMxCON1	_	—	—	_	—	_	INTP	INTN	241
CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	243
CWG1AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
CWG2AS1		AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
CWG3AS1		AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
FVRCON	FVREN	FVRRDY	TSEN	TSRNG CDAFVR<1:0> ADFVR<1:0>				R<1:0>	230
DAC1CON0	DAC1EN	—	DAC10E1	DAC10E2	DAC1PS	SS<1:0>	—	DAC1NSS	349
DAC1CON1	_	—	_			DAC1R<4:0>			349
INTCON	GIE	PEIE	_						115
PIE2	_	ZCDIE	_	_	_	_	C2IE	C1IE	118
PIR2	_	ZCDIF	_	_	_	_	C2IF	C1IF	127
RxyPPS	_	_			RxyP	PS<5:0>			211
CLCINxPPS	_	—	_		C	LCIN0PPS<4:0	>		210
MDSRCPPS		_	_	MDSRCPPS<4:0>					210
T1GPPS	_	_	_	T1GPPS<4:0>					210
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	191

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the Comparator module.

19.0 PULSE-WIDTH MODULATION (PWM)

The PWMx modules generate Pulse-Width Modulated (PWM) signals of varying frequency and duty cycle.

In addition to the CCP modules, the PIC16(L)F18854 devices contain two PWM modules (PWM6 and PWM7). These modules are essentially the same as the CCP modules without the Capture or Compare functionality.

Note: The PWM6 and PWM7 modules are two instances of the same PWM module design. Throughout this section, the lower case 'x' in register and bit names is a generic reference to the PWM module number (which should be substituted with 6 or 7 during code development). For example, the control register is generically described in this chapter as PWMxCON, but the actual device registers are PWM6CON and PWM7CON. Similarly, the PWMxEN bit represents the PWM6EN and PWM7EN bits.

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the 'on' state (pulse width), and the low portion of the signal is considered the 'off' state. The term duty cycle describes the proportion of the 'on' time to the 'off' time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and, in turn, the power that is applied to the load.

Figure 19-1 shows a typical waveform of the PWM signal.

FIGURE 19-1: PWM OUTPUT FOSC Q1 Q2 Q3 Q4 Rev. 10-00022C PWM Pulse Width PWM TMRx = $0^{(1)}$ TMRx = PRx⁽¹⁾

Note 1: Timer dependent on PWMTMRS register settings.

© 2016-2020 Microchip Technology Inc.

19.1 Standard PWM Mode

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the PWMx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:


- TMR2 register
- PR2 register
- PWMxCON registers
- PWMxDCH registers
- PWMxDCL registers

Figure 19-2 shows a simplified block diagram of PWM operation.

If PWMPOL = 0, the default state of the output is '0'. If PWMPOL = 1, the default state is '1'. If PWMEN = '0', the output will be the default state.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the PWMx pin

FIGURE 19-2: SIMPLIFIED PWM BLOCK DIAGRAM



19.1.1 PWM CLOCK SELECTION

The PIC16(L)F18854 allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are up to three 8-bit timers with auto-reload (Timer2/4/6), PWM mode on the CCP and PWM modules can use any of these timers.

The CCPTMRS0 and CCPTMRS1 register are used to select which timer is used.

19.1.2 USING THE TMR2/4/6 WITH THE PWM MODULE

This device has a newer version of the TMR2 module that has many new modes, which allow for greater customization and control of the PWM signals than on older parts. Refer to Section 29.5, Operation Examples for examples of PWM signal generation using the different modes of Timer2. PWM operation requires that the timer used as the PWM time base has the FOSC/4 clock source selected.

19.1.3 PWM PERIOD

Referring to Figure 19-1, the PWM output has a period and a pulse width. The frequency of the PWM is the inverse of the period (1/period).

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 19-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC$ $\cdot (TMR2 Prescale Value)$

Note 1: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWMx pin is set (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM pulse width is latched from PWMxDC.

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

19.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDC register. The PWMxDCH contains the eight MSbs and the PWMxDCL<7:6> bits contain the two LSbs.

The PWMDC register is double-buffered and can be updated at any time. This double buffering is essential for glitch-free PWM operation. New values take effect when TMR2 = PR2. Note that PWMDC is left-justified.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Equation 19-2 is used to calculate the PWM pulse width.

Equation 19-3 is used to calculate the PWM duty cycle ratio.

EQUATION 19-2: PULSE WIDTH

Pulse Width = (PWMxDC) · TOSC · (TMR2 Prescale Value)

EQUATION 19-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(PWMxDC)}{4(PR2+1)}$

19.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 19-4.

EQUATION 19-4: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2+1)]}{\log(2)}$ bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

19.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

19.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

19.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

TABLE 19-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 19-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

19.1.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 19-1.
- Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 19-2.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register.
 - Select the Timer2 prescale value by configuring the T2CKPS<1:0> bits of the T2CON register.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
 - Clear the associated TRIS bit(s) to enable the output driver.

- Route the signal to the desired pin by configuring the RxyPPS register.
- Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

19.2 Register Definitions: PWM Control

REGISTER 19-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	U-0	R-0	R/W-0/0	U-0	U-0	U-0	U-0		
PWMxEN	—	PWMxOUT	PWMxPOL	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unch	anged	x = Bit is unkr	-n/n = Value a	at POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	PWMxEN: P\	NM Module En	able bit						
	1 = PWM mc	dule is enable	b						
	0 = PWM mc	odule is disable	d						
bit 6	Unimplemen	ted: Read as '	0'						
bit 5	it 5 PWMxOUT: PWM Module Output Level when Bit is Read								
bit 4	t 4 PWMxPOL: PWMx Output Polarity Select bit								
1 = PWM output is active-low									
	0 = PWM out	tput is active-hi	gh						
L H O O									

bit 3-0 Unimplemented: Read as '0'

REGISTER 19-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMx	DC<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **PWMxDC<9:2>:** PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

REGISTER 19-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxDC<	1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **PWMxDC<1:0>:** PWM Duty Cycle Least Significant bits

These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
PWM6CON	PWM6EN		PWM6OUT	PWM6POL			—	_	248		
PWM6DCH		PWM6DC<9:2>									
PWM6DCL	PWM6D)C<1:0>	_	—	—	—	—	_	249		
PWM7CON	PWM7EN	—	PWM7OUT	PWM7POL	_	_	—	_	248		
PWM7DCH				PWM7DC<	<9:2>			•	249		
PWM7DCL	PWM7D	C<1:0>	_	_	_	_	_	_	249		
T2CON	ON		CKPS<2:0>			OUTPS	<3:0>	•	400		
T4CON	ON		CKPS<2:0>			OUTPS	<3:0>		400		
T6CON	ON		CKPS<2:0>			OUTPS	<3:0>		400		
T2TMR	Holding Regi	ster for the 8-l	oit TMR2 Regist	er							
T4TMR	Holding Register for the 8-bit TMR4 Register										
T6TMR	Holding Register for the 8-bit TMR6 Register										
T2PR	TMR2 Period	Register									
T4PR	TMR4 Period	Register									
T6PR	TMR6 Period	Register									
RxyPPS	—	_			RxyPPS<	5:0>			211		
CWG1ISM	_	_	_	_		IS<3:	:0>		273		
CWG2ISM						IS<3:	:0>		273		
CWG3ISM						IS<3:	:0>		273		
CLCxSELy	_	_			LCxDyS<	5:0>			290		
MDSRC	—	_	_		М	DMS<4:0>			359		
MDCARH			_	—		MDCHS	<3:0>		360		
MDCARL	—	_	—	—		MDCLS	<3:0>		361		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	197		

TABLE 19-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWMx

Legend: - = Unimplemented locations, read as '0'. Shaded cells are not used by the PWMx module.

20.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous ECCP functions.

The CWG has the following features:

- Six operating modes:
 - Synchronous Steering mode
 - Asynchronous Steering mode
 - Full-Bridge mode, Forward
 - Full-Bridge mode, Reverse
 - Half-Bridge mode
 - Push-Pull mode
- Output polarity control
- · Output steering
 - Synchronized to rising event
 - Immediate effect
- Independent 6-bit rising and falling event deadband timers
 - Clocked dead band
 - Independent rising and falling dead-band enables
- Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control

The CWG modules available are shown in Table 20-1.

TABLE 20-1: AVAILABLE CWG MODULES

Device	CWG1	CWG2	CWG2
PIC16(L)F18854	•	•	•

20.1 Fundamental Operation

The CWG module can operate in six different modes, as specified by MODE of the CWGxCON0 register:

- Half-Bridge mode (Figure 20-9)
- Push-Pull mode (Figure 20-2)
 - Full-Bridge mode, Forward (Figure 20-3)
 - Full-Bridge mode, Reverse (Figure 20-3)
- Steering mode (Figure 20-10)
- Synchronous Steering mode (Figure 20-11)

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. Thus, all output modes support auto-shutdown, which is covered in **20.10** "Auto-Shutdown".

20.1.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 20-9. A non-overlap (dead-band) time is inserted between the two outputs to prevent shoot through current in various power supply applications. Dead-band control is described in Section 20.5 "Dead-Band Control".

The unused outputs CWGxC and CWGxD drive similar signals, with polarity independently controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.




FIGURE 20-1: SIMPLIFIED CWG BLOCK DIAGRAM (HALF-BRIDGE MODE)

20.1.2 PUSH-PULL MODE

In Push-Pull mode, two output signals are generated, alternating copies of the input as illustrated in Figure 20-2. This alternation creates the push-pull effect required for driving some transformer-based power supply designs.

The push-pull sequencer is reset whenever EN = 0 or if an auto-shutdown event occurs. The sequencer is clocked by the first input pulse, and the first output appears on CWGxA.

The unused outputs CWGxC and CWGxD drive copies of CWGxA and CWGxB, respectively, but with polarity controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

20.1.3 FULL-BRIDGE MODES

In Forward and Reverse Full-Bridge modes, three outputs drive static values while the fourth is modulated by the input data signal. In Forward Full-Bridge mode, CWGxA is driven to its active state, CWGxB and CWGxC are driven to their inactive state, and CWGxD is modulated by the input signal. In Reverse Full-Bridge mode, CWGxC is driven to its active state, CWGxA and CWGxD are driven to their inactive states, and CWGxB is modulated by the input signal. In Full-Bridge mode, the dead-band period is used when there is a switch from forward to reverse or vice-versa. This dead-band control is described in Section 20.5 "Dead-Band Control", with additional details in Section 20.6 "Rising Edge and Reverse Dead Band" and Section 20.7 "Falling Edge and Forward Dead Band".

The mode selection may be toggled between forward and reverse toggling the MODE<0> bit of the CWGxCON0 while keeping MODE<2:1> static, without disabling the CWG module.




FIGURE 20-2:





FIGURE 20-3: SIMPLIFIED CWG BLOCK DIAGRAM (FORWARD AND REVERSE FULL-BRIDGE MODES)

20.1.4 STEERING MODES

In Steering modes, the data input can be steered to any or all of the four CWG output pins. In Synchronous Steering mode, changes to steering selection registers take effect on the next rising input.

In Non-Synchronous mode, steering takes effect on the next instruction cycle. Additional details are provided in **Section 20.9 "CWG Steering Mode**".





20.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the CS bit of the CWGxCLKCON register.

20.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 20-2.

TABLE 20-2: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
CWG input PPS pin	CWGxIN PPS
CCP1	CCP1_out
CCP2	CCP2_out
CCP3	CCP3_out
CCP4	CCP4_out
CCP5	CCP5_out
PWM6	PWM6_out
PWM7	PWM7_out
NCO	NCO1_out
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
DSM	DSM_out
CLC1	LC1_out
CLC2	LC2_out
CLC3	LC3_out
CLC4	LC4_out

The input sources are selected using the CWGxISM register.


20.4 Output Control


20.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the Gx1OEx <3:0> bits. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, EN of the CWGxCON0 register. When EN is cleared, CWG output enables and CWG drive levels have no effect.

20.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the POLx bits of the CWGxCON1. Auto-shutdown and steering options are unaffected by polarity.





20.5 Dead-Band Control

The dead-band control provides non-overlapping PWM signals to prevent shoot-through current in PWM switches. Dead-band operation is employed for Half-Bridge and Full-Bridge modes. The CWG contains two 6-bit dead-band counters. One is used for the rising edge of the input source control in Half-Bridge mode or for reverse dead-band Full-Bridge mode. The other is used for the falling edge of the input source control in Half-Bridge mode or for forward dead band in Full-Bridge mode.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers, respectively.

20.5.1 DEAD-BAND FUNCTIONALITY IN HALF-BRIDGE MODE

In Half-Bridge mode, the dead-band counters dictate the delay between the falling edge of the normal output and the rising edge of the inverted output. This can be seen in Figure 20-9.

20.5.2 DEAD-BAND FUNCTIONALITY IN FULL-BRIDGE MODE


In Full-Bridge mode, the dead-band counters are used when undergoing a direction change. The MODE<0> bit of the CWGxCON0 register can be set or cleared while the CWG is running, allowing for changes from Forward to Reverse mode. The CWGxA and CWGxC signals will change immediately upon the first rising input edge following a direction change, but the modulated signals (CWGxB or CWGxD, depending on the direction of the change) will experience a delay dictated by the dead-band counters. This is demonstrated in Figure 20-3.

20.6 Rising Edge and Reverse Dead Band

CWGxDBR controls the rising edge dead-band time at the leading edge of CWGxA (Half-Bridge mode) or the leading edge of CWGxB (Full-Bridge mode). The CWGxDBR value is double-buffered. When EN = 0, the CWGxDBR register is loaded immediately when CWGxDBR is written. When EN = 1, then software must set the LD bit of the CWGxCON0 register, and the buffer will be loaded at the next falling edge of the CWG input signal. If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

20.7 Falling Edge and Forward Dead Band


CWGxDBF controls the dead-band time at the leading edge of CWGxB (Half-Bridge mode) or the leading edge of CWGxD (Full-Bridge mode). The CWGxDBF value is double-buffered. When EN = 0, the CWGxDBF register is loaded immediately when CWGxDBF is written. When EN = 1 then software must set the LD bit of the CWGxCON0 register, and the buffer will be loaded at the next falling edge of the CWG input signal. If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output. Refer to Figure 20.6 and Figure 20-7 for examples.



20.8 Dead-Band Uncertainty

When the rising and falling edges of the input source are asynchronous to the CWG clock, it creates uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 20-1 for more details.

EQUATION 20-1: DEAD-BAND UNCERTAINTY



3: When changing directions, CWGxA and CWGxC switch at rising CWGx_data; modulated CWGxB and CWGxD are held inactive for the dead band duration shown; dead band affects only the first pulse after the direction change.

FIGURE 20-9: CWG HALF-BRIDGE MODE OPERATION

CWGx_clock	
CWGxA	
-	Image: Arrow of the second
CWGxB CWGxD	
CWGx_data	
Note: CWGx_rising_src = CCP	_out, CWGx_falling_src = ~CCP1_out

20.9 CWG Steering Mode

In Steering mode (MODE = 00x), the CWG allows any combination of the CWGxx pins to be the modulated signal. The same signal can be simultaneously available on multiple pins, or a fixed-value output can be presented.

When the respective STRx bit of CWGxOCON0 is '0', the corresponding pin is held at the level defined. When the respective STRx bit of CWGxOCON0 is '1', the pin is driven by the input data signal. The user can assign the input data signal to one, two, three, or all four output pins.

The POLx bits of the CWGxCON1 register control the signal polarity only when STRx = 1.

The CWG auto-shutdown operation also applies in Steering modes as described in Section 20.10 "Auto-Shutdown". An auto-shutdown event will only affect pins that have STRx = 1.

20.9.1 STEERING SYNCHRONIZATION

Changing the MODE bits allows for two modes of steering, synchronous and asynchronous.

When MODE = 000, the steering event is asynchronous and will happen at the end of the instruction that writes to STRx (that is, immediately). In this case, the output signal at the output pin may be an incomplete waveform. This can be useful for immediately removing a signal from the pin.

When MODE = 001, the steering update is synchronous and occurs at the beginning of the next rising edge of the input data signal. In this case, steering the output on/off will always produce a complete waveform.

Figure 20-10 and Figure 20-11 illustrate the timing of asynchronous and synchronous steering, respectively.

FIGURE 20-10: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (MODE<2:0> = 000)





FIGURE 20-11: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (MODE<2:0> = 001)



20.10 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in Figure 20-12.

20.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

20.10.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit of the CWGxAS0 register will force the CWG into the shutdown state.

When the auto-restart is disabled, the shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event.

20.10.2 EXTERNAL INPUT SOURCE

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Several input sources can be selected to cause a shutdown condition. All input sources are active-low. The sources are:

- Comparator C1OUT_sync
- · Comparator C2OUT_sync
- Timer2 TMR2 postscaled
- Timer4 TMR4 postscaled
- · Timer6 TMR6 postscaled
- CWGxIN input pin

Shutdown inputs are selected using the CWGxAS1 register (Register 20-6).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling autoshutdown, as long as the shutdown input level persists.

20.11 Operation During Sleep


The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep when all the following conditions are met:

- · CWG module is enabled
- · Input source is active
- HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, then the CPU will go idle during Sleep, but the HFINTOSC will remain active and the CWG will continue to operate. This will have a direct effect on the Sleep mode current.

FIGURE 20-12: CWG SHUTDOWN BLOCK DIAGRAM



20.12 Configuring the CWG

The following steps illustrate how to properly configure the CWG.

- 1. Ensure that the TRIS control bits corresponding to the desired CWG pins for your application are set so that the pins are configured as inputs.
- 2. Clear the EN bit, if not already cleared.
- 3. Set desired mode of operation with the MODE bits.
- Set desired dead-band times, if applicable to mode, with the CWGxDBR and CWGxDBF registers.
- 5. Setup the following controls in the CWGxAS0 and CWGxAS1 registers.
 - a. Select the desired shutdown source.
 - b. Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shut-down state).
 - c. Set which pins will be affected by auto-shutdown with the CWGxAS1 register.
 - d. Set the SHUTDOWN bit and clear the REN bit.
- 6. Select the desired input source using the CWGxISM register.
- 7. Configure the following controls.
 - a. Select desired clock source using the CWGxCLKCON register.
 - b. Select the desired output polarities using the CWGxCON1 register.
 - c. Set the output enables for the desired outputs.
- 8. Set the EN bit.
- Clear TRIS control bits corresponding to the desired output pins to configure these pins as outputs.
- 10. If auto-restart is to be used, set the REN bit and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit to start the CWG.

20.12.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the LSBD and LSAC bits of the CWGxAS0 register. LSBD<1:0> controls the CWGxB and D override levels and LSAC<1:0> controls the CWGxA and C override levels. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not affect the override level.

20.12.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart


The restart method is selected with the REN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 20-13 and Figure 20-14.

20.12.2.1 Software Controlled Restart

When the REN bit of the CWGxAS0 register is cleared, the CWG must be restarted after an auto-shutdown event by software. Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the SHUTDOWN bit will remain set. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

20.12.2.2 Auto-Restart

When the REN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically. The SHUTDOWN bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.



20.13 Register Definitions: CWG Control

Long bit name prefixes for the CWG peripherals are shown in **Section 1.1 "Register and Bit naming conventions**".

TABLE 20-3:LONG BIT NAMES PREFIXES
FOR CWG PERIPHERALS

Peripheral	Bit Name Prefix
CWG1	CWG1
CWG2	CWG2
CWG3	CWG3

REGISTER 20-1: CWGxCON0: CWGx CONTROL REGISTER 0

R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	—	—		MODE<2:0>	
bit 7							bit 0

Legend:		
HC = Bit is cleared by har	dware	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	EN: CWGx Enable bit 1 = Module is enabled 0 = Module is disabled
bit 6	LD: CWGx Load Buffer bits ⁽¹⁾ 1 = Buffers to be loaded on the next rising/falling event 0 = Buffers not loaded
bit 5-3	Unimplemented: Read as '0'
bit 2-0	MODE<2:0>: CWGx Mode bits 111 = Reserved 110 = Reserved 101 = CWG outputs operate in Push-Pull mode 100 = CWG outputs operate in Half-Bridge mode 011 = CWG outputs operate in Reverse Full-Bridge mode 010 = CWG outputs operate in Forward Full-Bridge mode 011 = CWG outputs operate in Synchronous Steering mode 000 = CWG outputs operate in Steering mode

Note 1: This bit can only be set after EN = 1 and cannot be set in the same instruction that EN is set.

bit 7							bit 0
—	—	IN	—	POLD	POLC	POLB	POLA
U-0	U-0	R-x	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'
bit 5	IN: CWG Input Value
bit 4	Unimplemented: Read as '0'
bit 3	POLD: CWGxD Output Polarity bit
	1 = Signal output is inverted polarity0 = Signal output is normal polarity
bit 2	POLC: CWGxC Output Polarity bit
	1 = Signal output is inverted polarity0 = Signal output is normal polarity
bit 1	POLB: CWGxB Output Polarity bit
	1 = Signal output is inverted polarity0 = Signal output is normal polarity
bit 0	POLA: CWGxA Output Polarity bit 1 = Signal output is inverted polarity 0 = Signal output is normal polarity

REGISTER 20-3: CWGxDBR: CWGx RISING DEAD-BAND COUNTER REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			DBR	<5:0>		
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 DBR<5:0>: Rising Event Dead-Band Value for Counter bits

REGISTER 20-4: CWGxDBF: CWGx FALLING DEAD-BAND COUNTER REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		DBF<5:0>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 DBF<5:0>: Falling Event Dead-Band Value for Counter bits

R/W/HS-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	U-0	U-0
SHUTDOWN ^(1, 2)	REN	LSBI)<1:0>	LSAC	<1:0>		—
bit 7							bit 0
Legend:							
HC = Bit is cleared	l by hardware			HS = Bit is se	et by hardware	;	
R = Readable bit		W = Writable	e bit	U = Unimpler	mented bit, rea	ad as '0'	
u = Bit is unchange	ed	x = Bit is unl	known	-n/n = Value a	at POR and BO	OR/Value at al	l other Resets
'1' = Bit is set		'0' = Bit is cle	eared	q = Value de	pends on cond	lition	
bit 7	1 = An Auto-	Shutdown sta	own Event Sta ite is in effect ent has occurr				
bit 6	REN: Auto-R 1 = Auto-res 0 = Auto-res		bit				
bit 5-4	11 = A logic 10 = A logic 01 = Pin is tr 00 = The ina	'1' is placed o '0' is placed o i-stated on C\	n CWGxB/D w n CWGxB/D w VGxB/D when	Shutdown Stat /hen an auto-sl /hen an auto-sl an auto-shutd ding polarity, is	hutdown event hutdown event own event is p	t is present present	r the required
bit 3-2	11 = A logic 10 = A logic 01 = Pin is tr 00 = The ina	⁽¹⁾ is placed o ⁽⁰⁾ is placed o i-stated on C\	n CWGxA/C w n CWGxA/C w VGxA/C when	Shutdown Stat /hen an auto-sl /hen an auto-sl an auto-shutd ding polarity, is	hutdown event hutdown event own event is p	t is present present	r the required
bit 1-0	Unimplemer	nted: Read as	· '0'				
Note 1: This bin uration	l.		,	c , .			· ·
2: The ou	Itputs will rema	ain in auto-shi	utdown state u	ntil the next ris	ing edge of the	e input signal	after this bit i

REGISTER 20-5: CWGxAS0: CWGx AUTO-SHUTDOWN CONTROL REGISTER 0

- - 2: The outputs will remain in auto-shutdown state until the next rising edge of the input signal after this bit is cleared.

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7							bit
Legend:							
R = Readabl	o hit	W = Writable	hit	II – Unimplor	nented bit, read	1 22 (0)	
				-	at POR and BO		ther Resets
u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared					pends on condit		
			areu	q – value dep			
bit 7	Unimpleme	nted: Read as '	1'				
bit 6	AS6E: CLC	2 Output bit					
	_	it shut down is e it shut down is d					
bit 5	AS5E: Com	parator C2 Outp	ut bit				
		ut shut-down is enabled					
		out shut-down is					
bit 4		parator C1 Outp					
		out shut-down is out shut-down is					
bit 3		6 Postscale Out					
		output shut-dowr output shut-dowr					
bit 2	AS2E: TMR	4 Postscale Out	put bit				
		output shut-dowr output shut-dowr					
bit 2		2 Postscale Output bit					
		Postscale shut-d Postscale shut-d		-			
bit 0	AS0E: CWG	Sx Input Pin bit					
		n selected by C\ n selected by C\					

REGISTER 20-6: CWGxAS1: CWGx AUTO-SHUTDOWN CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
OVRD	OVRC	OVRB	OVRA	STRD ⁽²⁾	STRC ⁽²⁾	STRB ⁽²⁾	STRA ⁽²⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condit	ion	
bit 7	OVRD: Steer	ing Data D bit					
bit 6	OVRC: Steer	ing Data C bit					
bit 5	OVRB: Steer	ing Data B bit					
bit 4	OVRA: Steer	ing Data A bit					
bit 3	STRD: Steeri	ing Enable D bi	t(2)				
					polarity control	from POLD bit	
		output is assig		of OVRD bit			
bit 2		ing Enable C bi		c			
		output has the output is assign			polarity control	from POLC bit	
bit 1		ing Enable B bi					
		•		waveform with	polarity control	from POLB bit	
		output is assigi					
bit 0	STRA: Steeri	ing Enable A bit	(2)				
			_		polarity control t	from POLA bit	
	0 = CWGxA	output is assigi	ned the value	of OVRA bit			
Note 1: Th	e bits in this re	gister apply onl	y when MOD	E<2:0> = 00x.			

REGISTER 20-7: CWGxSTR: CWGx STEERING CONTROL REGISTER⁽¹⁾

2: This bit is effectively double-buffered when MODE<2:0> = 001.

REGISTER 20-8: CWGxCLKCON: CWGx CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
—	—	—	—	—	—	—	CS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-1	Unimplemented:	Read as '0'
	ennprenteat	

bit 0

bit 3-0

CS: CWGx Clock Selection bit

1 = HFINTOSC 16 MHz is selected

0 = Fosc is selected

REGISTER 20-9: CWGxISM: CWGx INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	_	IS<3:0>				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-4 Unimplemented: Read as '0'

IS<3:0>	: CWGx Input Selection bits
1111 =	LC4_out
1110 =	LC3_out
1101 =	LC2_out
1100 =	LC1_out
1011 =	DSM_out
1010 =	C2OUT_sync
1001 =	C1OUT_sync
1000 =	NCO1_out
0111 =	PWM7_out
0110 =	PWM6_out
0101 =	CCP5_out
0100 =	CCP4_out
0011 =	CCP3_out
0010 =	CCP2_out
0001 =	CCP1_out
0000 =	CWGxINPPS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CWG1CLKCON	—	_	—	—	—	—	—	CS	273
CWG1ISM	—	_	_	_		١S•	<3:0>		273
CWG1DBR	—	_			DBR	<5:0>			269
CWG1DBF	—	_			DBF	<5:0>			269
CWG1CON0	EN	LD	_	_	_		MODE<2:0>		272
CWG1CON1	_	_	IN	—	POLD	POLC	POLB	POLA	268
CWG1AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	_	270
CWG1AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	272
CWG2CLKCON	_	_	—	_	_	—	_	CS	273
CWG2ISM	_	_	—	— — IS<3:0>					
CWG2DBR	_	_		DBR<5:0>					
CWG2DBF	_	_		DBF<5:0>					
CWG2CON0	EN	LD	—	—	—		MODE<2:0>		272
CWG2CON1	_	_	IN	—	POLD	POLC	POLB	POLA	268
CWG2AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	_	270
CWG2AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
CWG2STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	272
CWG3CLKCON	_	_	—	—	—	—	—	CS	273
CWG3ISM	_	_	—	—		IS	<3:0>		273
CWG3DBR	_	_			DBR	<5:0>			269
CWG3DBF	_	_			DBF	<5:0>			269
CWG3CON0	EN	LD	—	—	—		MODE<2:0>		272
CWG3CON1	—	_	IN	—	POLD	POLC	POLB	POLA	268
CWG3AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	—	270
CWG3AS1		AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	271
CWG3STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	272

TABLE 20-4: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by CWG.

21.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero crossing threshold is the zero crossing reference voltage, VCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 21-2.


The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- · Accurate long term time measurement
- · Dimmer phase delayed drive
- Low EMI cycle switching

21.1 External Resistor Selection


The ZCD module requires a current limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300 μ A. Refer to Equation 21-1 and Figure 21-1. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

EQUATION 21-1: EXTERNAL RESISTOR






EXTERNAL VOLTAGE







21.2 ZCD Logic Output

The ZCD module includes a Status bit, which can be read to determine whether the current source or sink is active. The OUT bit of the ZCDxCON register is set when the current sink is active, and cleared when the current source is active. The OUT bit is affected by the polarity bit.

21.3 ZCD Logic Polarity

The POL bit of the ZCDxCON register inverts the ZCDxOUT bit relative to the current source and sink output. When the POL bit is set, a OUT high indicates that the current source is active, and a low output indicates that the current sink is active.

The POL bit affects the ZCD interrupts. See **Section 21.4 "ZCD Interrupts"**.

21.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the PIR2 register will be set when either edge detector is triggered and its associated enable bit is set. The INTP enables rising edge interrupts and the INTN bit enables falling edge interrupts. Both are located in the ZCDxCON register.

To fully enable the interrupt, the following bits must be set:

- ZCDIE bit of the PIE2 register
- INTP bit of the ZCDxCON register (for a rising edge detection)
- INTN bit of the ZCDxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

Changing the POL bit will cause an interrupt, regardless of the level of the EN bit.

The ZCDIF bit of the PIR2 register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

21.5 Correcting for VCPINV offset

The actual voltage at which the ZCD switches is the reference voltage at the non-inverting input of the ZCD op amp. For external voltage source waveforms other than square waves, this voltage offset from zero causes the zero-cross event to occur either too early or too late.

21.5.1 CORRECTION BY AC COUPLING

When the external voltage source is sinusoidal, the effects of the ZCPINV offset can be eliminated by isolating the external voltage source from the ZCD pin with a capacitor, in addition to the voltage reducing resistor. The capacitor will cause a phase shift resulting in the ZCD output switch in advance of the actual zero crossing event. The phase shift will be the same for both rising and falling zero crossings, which can be compensated for by either delaying the CPU response to the ZCD switch by a timer or other means, or selecting a capacitor value large enough that the phase shift is negligible.

To determine the series resistor and capacitor values for this configuration, start by computing the impedance, Z, to obtain a peak current of $300 \ \mu$ A. Next, arbitrarily select a suitably large non-polar capacitor and compute its reactance, Xc, at the external voltage source frequency. Finally, compute the series resistor, capacitor peak voltage, and phase shift by the formulas shown in Equation 21-2.

When this technique is used and the input signal is not present, the ZCD will tend to oscillate. To avoid this oscillation, connect the ZCD pin to VDD or GND with a high-impedance resistor such as 200K.

EQUATION 21-2: R-C CALCULATIONS

- VPEAK = External voltage source peak voltage
- f = External voltage source frequency
- C = Series capacitor
- R = Series resistor
- V_{c} = Peak capacitor voltage
- Φ = Capacitor induced zero crossing phase advance in radians
- $T_\Phi\,$ = Time ZC event occurs before actual zero crossing

$$Z = \frac{VPEAK}{3 \times 10^{-4}}$$
$$Xc = \frac{1}{2\pi fC}$$
$$R = \sqrt{Z^2 - Xc^2}$$
$$Vc = Xc(3 \times 10^{-4})$$
$$\Phi = Tan^{-1}\left(\frac{Xc}{R}\right)$$
$$T\Phi = \frac{\Phi}{2\pi f}$$

EXAMPLE 21-1: R-C CALCULATIONS

VRMS = 120
VPEAK = VRMS *
$$\sqrt{2}$$
 = 169.7
f = 60 Hz
C = 0.1 µF

$$Z = \frac{VPEAK}{3 \times 10^{-4}} = \frac{169.7}{3 \times 10^{-4}} = 565.7 k\Omega$$
XC = $\frac{1}{2\pi fC} = \frac{1}{(2\pi \times 60 \times 1 \times 10^{-7})} = 26.53 k\Omega$
R = $\sqrt{(Z^2 \times Xc^2)} = 565.1 k\Omega$ (computed)
R = 560k Ω (used)
ZR = $\sqrt{R^2 + Xc^2} = 560.6 k\Omega$ (using actual resistor)
IPEAK = $\frac{VPEAK}{ZR} = 302.7 \times 10^{-6}$
VC = XC × Ipeak = 8.0V
 $\Phi = Tan^{-1}(\frac{XC}{R}) = 0.047$ radians
T $\Phi = \frac{\Phi}{2\pi f} = 125.6 \mu s$

21.5.2 CORRECTION BY OFFSET CURRENT

When the waveform is varying relative to VSS, then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD, then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 21-3.

EQUATION 21-3: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{VDD - Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the VCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 21-4.

EQUATION 21-4: ZCD PULL-UP/DOWN

When External Signal is relative to Vss: $RPULLUP = \frac{RSERIES(VPULLUP - Vcpinv)}{Vcpinv}$ When External Signal is relative to VDD: $RPULLDOWN = \frac{RSERIES(Vcpinv)}{(VDD - Vcpinv)}$

21.6 Handling VPEAK variations

If the peak amplitude of the external voltage is expected to vary, the series resistor must be selected to keep the ZCD current source and sink below the design maximum range of $\pm 600 \ \mu$ A and above a reasonable minimum range. A general rule of thumb is that the maximum peak voltage can be no more than six times the minimum peak voltage. To ensure that the maximum current does not exceed $\pm 600 \ \mu$ A and the minimum is at least $\pm 100 \ \mu$ A, compute the series resistance as shown in Equation 21-5. The compensating pull-up for this series resistance can be determined with Equation 21-4 because the pull-up value is independent from the peak voltage.

EQUATION 21-5: SERIES R FOR V RANGE

$$R_{SERIES} = \frac{V_{MAXPEAK} + V_{MINPEAK}}{7 \times 10^{-4}}$$

21.7 Operation During Sleep

The ZCD current sources and interrupts are unaffected by Sleep.

21.8 Effects of a Reset

The ZCD circuit can be configured to default to the active or inactive state on Power-On-Reset (POR). When the ZCDDIS Configuration bit is cleared, the ZCD circuit will be active at POR. When the ZCD Configuration bit is set, the EN bit of the ZCDxCON register must be set to enable the ZCD module.

21.9 Disabling the ZCD Module

The ZCD module can be disabled in two ways:

- Configuration Word 2H has the ZCD bit, which disables the ZCD module when set, but it can be enabled using the EN bit of the ZCDCON register (Register 21-1). If the ZCD bit is clear, the ZCD is always enabled.
- 2. The ZCD can also be disabled using the ZCDMD bit of the PMD2 register (Register 14-3) this is subject to the status of the ZCD bit.

21.10 Register Definitions: ZCD Control

REGISTER 21-1: ZCDCON: ZERO-CROSS DETECTION CONTROL REGISTER

		-		-	-				
R/W-q/q	U-0	R-x/x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
EN		OUT	POL	—	_	INTP	INTN		
oit 7							bit		
Legend:									
R = Readable		W = Writable	bit	•	nented bit, rea				
u = Bit is unch	anged	x = Bit is unk	nown			OR/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is cle	ared	q = value dep	ends on config	guration bits			
bit 7		ss Detection E							
	 1 = Zero-cross detect is enabled. ZCD pin is forced to output to source and sink current. 0 = Zero-cross detect is disabled. ZCD pin operates according to PPS and TRIS controls. 								
bit 6		ited: Read as '	•	in operates acco	ording to FFS		JIS.		
bit 5	-			i+					
bit 5	OUT: Zero-Cross Detection Logic Level bit POL bit = 1:								
	1 = ZCD pin is sourcing current								
	0 = ZCD pin is sinking current								
		$\frac{\text{POL bit} = 0}{200}$							
	1 = ZCD pin is sinking current 0 = ZCD pin is sourcing current								
bit 4	•	ross Detection		Polarity bit					
		c output is inve		r olarity sit					
	0 = ZCD logi	c output is not	inverted						
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1	INTP: Zero-C	NTP: Zero-Cross Positive Edge Interrupt Enable bit							
	1 = ZCDIF bit is set on low-to-high ZCDx_output transition								
	 Intersection ICDIF bit is unaffected by low-to-high ZCDx_output transition INTN: Zero-Cross Negative Edge Interrupt Enable bit 								
oit 0		•	•						
				_output transition v ZCDx output					
			by high-to-lov						
ABI E 21-1.	SUMMAD								

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE ZCD MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PIE3	—	_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	119
PIR3	—	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	128
ZCDxCON	EN	_	OUT	POL		_	INTP	INTN	280

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the ZCD module.

TABLE 21-2: SUMMARY OF CONFIGURATION WORD WITH THE ZCD MODULE

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG2	13:8	DEBUG	STVREN	PPS1WAY	ZCDDIS	BORV	—	BOREN<1:0>		75
	7:0	LPBOREN				PWRTE	MCLRE	WRT	<1:0>	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the ZCD module.

22.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) module provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 32 input signals and, through the use of configurable gates, reduces the 32 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

The CLC modules available are shown in Table 22-1.

TABLE 22-1: AVAILABLE CLC MODULES


Device	CLC1	CLC2	CLC3	CLC4
PIC16(L)F18854	•	٠	•	٠

Note: The CLC1, CLC2, CLC3 and CLC4 are four separate module instances of the same CLC module design. Throughout this section, the lower case 'x' in register and bit names is a generic reference to the CLC number (which should be substituted with 1, 2, 3, or 4 during code development). For example, the control register is generically described in this chapter as CLCxCON, but the actual device registers are CLC1CON, CLC2CON, CLC3CON and CLC4CON. Similarly, the LCxEN bit represents the LC1EN, LC2EN, LC3EN and LC4EN bits. Refer to Figure 22-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
- AND
- NAND
- AND-OR
- AND-OR-INVERT
- OR-XOR
- OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset





22.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- · Data selection
- · Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

22.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 22-2. Data inputs in the figure are identified by a generic numbered input name.

Table 22-2 correlates the generic input name to the actual signal for each CLC module. The column labeled 'LCxDyS<4:0> Value' indicates the MUX selection code for the selected data input. LCxDyS is an abbreviation for the MUX select input codes: LCxD1S<4:0> through LCxD4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 22-3 through Register 22-6).

TABLE 22-2: CLCx DATA INPUT SELECTION

LCxDyS<4:0> Value	CLCx Input Source
110000 to 111111 [48+]	Reserved
101111 [47]	CWG3B output
101110 [46]	CWG3A output
101101 [45]	CWG2B output
101100 [44]	CWG2A output
101011 [43]	CWG1B output
101010 [42]	CWG1A output
101001 [41]	MSSP2 SCK/SCL output
101000 [40]	MSSP2 SDO/SDA output
100111 [39]	MSSP1 SCK/SCL output
100110 [38]	MSSP1 SDO/SDA output
100101 [37]	EUSART (TX/CK) output
100100 [36]	EUSART (DT) output
100011 [35]	CLC4 output
100010 [34]	CLC3 output
100001 [33]	CLC2 output
100000 [32]	CLC1 output
011111 [31]	DSM output
011110 [30]	IOCIF
011101 [29]	ZCD output
011100 [28]	Comparator 2 output
011011 [27]	Comparator 1 output
011010 [26]	NCO1 output
011001 [25]	PWM7 output
011000 [24]	PWM6 output
010111 [23]	CCP5 output
010110 [22]	CCP4 output
010101 [21]	CCP3 output
010100 [20]	CCP2 output
010011 [19]	CCP1 output
010010 [18]	SMT2 output
010001 [17]	SMT1 output
010000 [16]	TMR6 to PR6 match
001111 [15]	TMR5 overflow
001110 [14]	TMR4 to PR4 match
001101 [13]	TMR3 overflow
001100 [12]	TMR2 to PR2 match
001011 [11]	TMR2 to Free match
001010 [10]	TMR0 overflow
001001 [9]	CLKR output
001000 [8]	FRC
000111 [7]	SOSC
	LFINTOSC
000110 [6]	HFINTOSC
000101 [5]	
000100 [4]	Fosc
000011 [3]	CLCIN3PPS
000010 [2]	CLCIN2PPS
000001 [1]	CLCIN1PPS
000000 [0]	CLCIN0PPS

22.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 22-3 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 22-3: DATA GATING LOGIC

CLCxGLSy	LCxGyPOL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 22-7)
- Gate 2: CLCxGLS1 (Register 22-8)
- Gate 3: CLCxGLS2 (Register 22-9)
- Gate 4: CLCxGLS3 (Register 22-10)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 22-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

22.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset

Logic functions are shown in Figure 22-2. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

22.1.4 OUTPUT POLARITY

The last stage in the Configurable Logic Cell is the output polarity. Setting the LCxPOL bit of the CLCxPOL register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

22.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR5 register will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · CLCxIE bit of the PIE5 register
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the PIR5 register, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

22.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the LCxOUT bits in the individual CLCxCON registers.

22.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

22.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.


In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.


22.6 CLCx Setup Steps

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 through CLCxSEL3 registers (See Table 22-2).
- · Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxGyPOL bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device pin, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register for falling event.
 - Set the CLCxIE bit of the PIE5 register.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.







22.7 Register Definitions: CLC Control

REGISTER 22-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LCxEN	—	LCxOUT	LCxINTP	LCxINTN	L	CxMODE<2:0>	•
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxEN: Configurable Logic Cell Enable bit
	 1 = Configurable logic cell is enabled and mixing input signals 0 = Configurable logic cell is disabled and has logic zero output
bit 6	Unimplemented: Read as '0'
bit 5	LCxOUT: Configurable Logic Cell Data Output bit Read-only: logic cell output data, after LCPOL; sampled from CLCxOUT
bit 4	LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit 1 = CLCxIF will be set when a rising edge occurs on CLCxOUT 0 = CLCxIF will not be set
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit 1 = CLCxIF will be set when a falling edge occurs on CLCxOUT 0 = CLCxIF will not be set
bit 2-0	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits 111 = Cell is 1-input transparent latch with S and R 110 = Cell is J-K flip-flop with R 101 = Cell is 2-input D flip-flop with R 100 = Cell is 1-input D flip-flop with S and R 011 = Cell is S-R latch 010 = Cell is 4-input AND 001 = Cell is OR-XOR 000 = Cell is AND-OR

PIC16(L)F18854

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxPOL	—	_	—	LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL
bit 7				·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxPOL: CL	CxOUT Output	Polarity Cor	ntrol bit			
		ut of the logic o					
	0 = The outp	ut of the logic of	ell is not inv	erted			
bit 6-4	Unimplemen	ted: Read as '	0'				
bit 3	LCxG4POL:	Gate 3 Output	Polarity Con	trol bit			
		•		n applied to the	logic cell		
	0 = The outp	ut of gate 3 is r	not inverted				
bit 2	LCxG3POL:	Gate 2 Output	Polarity Con	trol bit			
		•		n applied to the	logic cell		
	0 = The outp	ut of gate 2 is r	not inverted				
bit 1	LCxG2POL:	Gate 1 Output	Polarity Con	trol bit			
		•		n applied to the	logic cell		
	-	ut of gate 1 is r					
bit 0	LCxG1POL:	Gate 0 Output	Polarity Con	trol bit			

REGISTER 22-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

LCxG1POL: Gate 0 Output Polarity Control bit

- 1 = The output of gate 0 is inverted when applied to the logic cell
- 0 = The output of gate 0 is not inverted

REGISTER 22-3: CLCxSEL0: GENERIC CLCx DATA 0 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	_			LCxD	1S<5:0>		
bit 7							bit 0
Legend:							

'1' = Bit is set	'0' = Bit is cleared	
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD1S<5:0>: CLCx Data1 Input Selection bits

See Table 22-2.

REGISTER 22-4: CLCxSEL1: GENERIC CLCx DATA 1 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			LCxD:	2S<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 LCxD2S<5:0>: CLCx Data 2 Input Selection bits

See Table 22-2.

REGISTER 22-5: CLCxSEL2: GENERIC CLCx DATA 2 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	_			LCxD	3S<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

```
bit 7-6 Unimplemented: Read as '0'
```

bit 5-0 LCxD3S<5:0>: CLCx Data 3 Input Selection bits See Table 22-2.

REGISTER 22-6: CLCxSEL3: GENERIC CLCx DATA 3 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			LCxD	4S<5:0>		
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD4S<5:0>: CLCx Data 4 Input Selection bits See Table 22-2.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG1D4T	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N
bit 7							bit (
Legend:						(0)	
R = Readable		W = Writable		•	nented bit, read		
u = Bit is uncha	anged	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		Gate 0 Data 4 1	True (non-inve	rted) hit			
		(true) is gated i	•	•			
		(true) is not gat					
bit 6	LCxG1D4N:	Gate 0 Data 4	Negated (inve	rted) bit			
	1 = CLCIN3 ((inverted) is ga	ted into CLCx	Gate 0			
	0 = CLCIN3 ((inverted) is no	t gated into Cl	_Cx Gate 0			
bit 5	LCxG1D3T: 0	Gate 0 Data 3 1	True (non-inve	rted) bit			
		(true) is gated i					
		(true) is not gat					
bit 4		Gate 0 Data 3		•			
		(inverted) is ga (inverted) is no					
bit 3		Gate 0 Data 2 1	•				
bit 5		(true) is gated i	•	,			
		(true) is not gat					
bit 2	LCxG1D2N:	Gate 0 Data 2	Negated (inve	rted) bit			
		(inverted) is ga	•	,			
	0 = CLCIN1 ((inverted) is no	t gated into Cl	_Cx Gate 0			
bit 1	LCxG1D1T: 0	Gate 0 Data 1 1	True (non-inve	rted) bit			
		(true) is gated i					
		(true) is not gat					
bit 0		Gate 0 Data 1					
		(inverted) is ga					
	0 = CLCINU((inverted) is no	i gated into Cl	LCX Gate U			

REGISTER 22-7: CLCxGLS0: GATE 0 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG2D4T: O	Gate 1 Data 4 1	rue (non-inve	rted) bit			
		(true) is gated i					
		(true) is not gat					
bit 6		Gate 1 Data 4	•	,			
		(inverted) is ga (inverted) is no					
bit 5		Gate 1 Data 3 1	0				
2.1.0		(true) is gated i	•	•			
		(true) is not gat					
bit 4	LCxG2D3N:	Gate 1 Data 3	Negated (inve	rted) bit			
		(inverted) is ga					
		(inverted) is no	•				
bit 3		Gate 1 Data 2 1		,			
		(true) is gated i (true) is not gat					
bit 2		Gate 1 Data 2					
		(inverted) is ga	•	,			
		(inverted) is no					
bit 1	LCxG2D1T: G	Gate 1 Data 1 1	rue (non-inve	rted) bit			
		(true) is gated i					
		(true) is not gat					
bit 0		Gate 1 Data 1	•	,			
		(inverted) is ga (inverted) is no					
			e galoa into Ol				

REGISTER 22-8: CLCxGLS1: GATE 1 LOGIC SELECT REGISTER

PIC16(L)F18854

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	•	nented bit, read		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
			_ , .				
bit 7		Gate 2 Data 4 1	•	,			
		(true) is gated i (true) is not gat					
bit 6		Gate 2 Data 4					
DIL O		(inverted) is ga	•	,			
		(inverted) is no					
bit 5		Sate 2 Data 3 1	•				
		rue) is gated into CLCx Gate 2					
	0 = CLCIN2 ((true) is not gat	ed into CLCx	Gate 2			
bit 4	LCxG3D3N:	Gate 2 Data 3	Negated (inve	rted) bit			
		(inverted) is ga					
		(inverted) is no	•				
bit 3		Gate 2 Data 2 1	•				
		(true) is gated i (true) is not gat					
bit 2		Gate 2 Data 2					
DIL Z		(inverted) is ga	•	,			
		(inverted) is ga					
bit 1		, Gate 2 Data 1 1	•				
		(true) is gated i		,			
		(true) is not gat					
bit 0	LCxG3D1N:	Gate 2 Data 1	Negated (inve	rted) bit			
		(inverted) is ga					
	0 = CLCIN0 ((inverted) is no	t gated into CL	Cx Gate 2			

REGISTER 22-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		Gate 3 Data 4 T	,	,			
		(true) is gated i (true) is not gat					
bit 6		Gate 3 Data 4 I					
DIL O		(inverted) is ga	•	,			
		(inverted) is no					
bit 5	LCxG4D3T: 0	Gate 3 Data 3 T	rue (non-inve	rted) bit			
	1 = CLCIN2 ((true) is gated i	nto CLCx Gate	e 3			
	0 = CLCIN2 ((true) is not gat	ed into CLCx	Gate 3			
bit 4		Gate 3 Data 3 I	•	,			
		(inverted) is ga					
h # 0		(inverted) is no	•				
bit 3		Gate 3 Data 2 T (true) is gated i		,			
		(true) is not gat					
bit 2		Gate 3 Data 2 I					
		(inverted) is ga	•	,			
	0 = CLCIN1 ((inverted) is no	t gated into Cl	Cx Gate 3			
bit 1	LCxG4D1T: 0	Gate 4 Data 1 T	rue (non-inve	rted) bit			
		(true) is gated i					
		true) is not gat					
bit 0		Gate 3 Data 1 I	•	,			
		(inverted) is ga (inverted) is no					
	0 - CLUINU ((invented) is no	i galeu Into Cl	Lox Gale 3			

REGISTER 22-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

REGISTER 22-11: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
	—	—	_	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		ʻ0' = Bit is clea	ared						
bit 7-4	Unimplemen	ted: Read as ')'						
bit 3	MLC4OUT: N	lirror copy of LC	C4OUT bit						
bit 2	MLC3OUT: N	lirror copy of LC	C3OUT bit						
bit 1	MLC2OUT: N	lirror copy of LC	C2OUT bit						

bit 0 MLC10UT: Mirror copy of LC10UT bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE		_		_	_	INTEDG	115
PIR5	CLC4IF	CLC3IF	CLC2IF	CLC1IF	_	TMR5GIF	TMR3GIF	TMR1GIF	130
PIE5	CLC4IE	CLC4IE	CLC2IE	CLC1IE	_	TMR5GIE	TMR3GIE	TMR1GIE	121
CLC1CON	LC1EN	_	LC10UT	LC1INTP	LC1INTN		LC1MODE<2:0	>	288
CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	289
CLC1SEL0	_	_			LC1D	1S<5:0>			290
CLC1SEL1	_	_			LC1D	2S<5:0>			290
CLC1SEL2	_	_			LC1D	3S<5:0>			290
CLC1SEL3	_	_			LC1D	4S<5:0>			290
CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	291
CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	292
CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	293
CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	294
CLC2CON	LC2EN	_	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:0>	>	288
CLC2POL	LC2POL	_	_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	289
CLC2SEL0	_	_			LC2D	1S<5:0>	1	1	290
CLC2SEL1	_	_			LC2D	2S<5:0>			290
CLC2SEL2	_	_			LC2D	3S<5:0>			290
CLC2SEL3	_	_			LC2D	4S<5:0>			290
CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	291
CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	292
CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	293
CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	294
CLC3CON	LC3EN	_	LC3OUT	LC3INTP	LC3INTN		LC3MODE<2:0	>	288
CLC3POL	LC3POL	_	—	—	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	289
CLC3SEL0	_	_			LC3D	1S<5:0>			290
CLC3SEL1	_	_			LC3D	2S<5:0>			290
CLC3SEL2	_	_			LC3D	3S<5:0>			290
CLC3SEL3	_	_			LC3D	4S<5:0>			290
CLC3GLS0	LC3G1D4T	LC3G1D4N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	291
CLC3GLS1	LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	292
CLC3GLS2	LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	293
CLC3GLS3	LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	294
CLC4CON	LC4EN	_	LC4OUT	LC4INTP	LC4INTN		LC4MODE<2:0>	>	288
CLC4POL	LC4POL	_	—	_	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	289
CLC4SEL0	_	_			LC4D	1S<5:0>			290
CLC4SEL1	_	_			LC4D	2S<5:0>			290
CLC4SEL2	_	_			LC4D	3S<5:0>			290
CLC4SEL3	_	_			LC4D	4S<5:0>			290
CLC4GLS0	LC4G1D4T	LC4G1D4N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	291

TABLE 22-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx

PIC16(L)F18854

TABLE 22-4 :	SUMMARY OF REGISTERS ASSOCIATED WITH CLCx (continued)
---------------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLC4GLS1	LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	292
CLC4GLS2	LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	293
CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	294
CLCDATA	_	_	_	_	MLC4OUT	MLC3OUT	MLC2OUT	MLC10UT	295
CLCIN0PPS	_	_	_	CLCIN0PPS<4:0>					210
CLCIN1PPS	_	_	_	CLCIN1PPS<4:0>					210
CLCIN2PPS	_	—	_	CLCIN2PPS<4:0>					210
CLCIN3PPS	_	_	_		CLCIN3PPS<4:0>				

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the CLCx modules.

23.0 ANALOG-TO-DIGITAL CONVERTER WITH COMPUTATION (ADC²) MODULE

The Analog-to-Digital Converter with Computation (ADC²) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair).

Additionally, the following features are provided within the ADC module:


- 8-bit Acquisition Timer
- Hardware Capacitive Voltage Divider (CVD) support:
 - 8-bit Precharge Timer
 - Adjustable sample and hold capacitor array
 - Guard ring digital output drive
- · Automatic repeat and sequencing:
 - Automated double sample conversion for CVD
 - Two sets of result registers (Result and Previous result)
 - Auto-conversion trigger
 - Internal retrigger
- Computation features:
 - Averaging and Low-Pass Filter functions
 - Reference Comparison
 - 2-level Threshold Comparison
 - Selectable Interrupts

Figure 23-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion and upon threshold comparison. These interrupts can be used to wake-up the device from Sleep.

PIC16(L)F18854



ADC² BLOCK DIAGRAM FIGURE 23-1:

23.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting
- · Conversion Trigger Selection
- ADC Acquisition Time
- ADC Precharge Time
- Additional Sample and Hold Capacitor
- Single/Double Sample Conversion
- Guard Ring Outputs

23.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

23.1.2 CHANNEL SELECTION

There are several channel selections available:

- Eight PORTA pins (RA<7:0>)
- Eight PORTB pins (RB<7:0>)
- Eight PORTC pins (RC<7:0>)
- Temperature Indicator
- DAC output
- Fixed Voltage Reference (FVR)
- · AVss (ground)

The ADPCH register determines which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to Section 23.2 "ADC Operation" for more information.

Note: It is recommended that when switching from an ADC channel of a higher voltage to a channel of a lower voltage, the software selects the Vss channel before switching to the channel of the lower voltage. If the ADC does not have a dedicated Vss input channel, the Vss selection (DAC1R<4:0> = b'00000') through the DAC output channel can be used. If the DAC is in use, a free input channel can be connected to Vss, and can be used in place of the DAC.

23.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADREF register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR 1.024V
- FVR 2.048V
- FVR 4.096V

The ADNREF bit of the ADREF register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See **Section 16.0 "Fixed Voltage Reference (FVR)"** for more details on the Fixed Voltage Reference.

23.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCLK register and the ADCS bit of the ADCON0 register. There are two possible clock sources:

- Fosc/(2*(n+1)) (where n is from 0 to 63),
- FRC (dedicated RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 23-2.

For correct conversion, the appropriate TAD specification must be met. Refer to Table 37-13 for more information. Table 23-1 gives examples of appropriate ADC clock selections.

- Note 1: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.
 - 2: The internal control logic of the ADC runs off of the clock selected by the ADCS bit of ADCON0. What this can mean is when the ADCS bit of ADCON0 is set to 1 (ADC runs on FRC), there may be unexpected delays in operation when setting ADC control bits.

TABLE 23-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES


ADC Clock	Period (TAD)	Device Frequency (Fosc)						
ADC Clock Source	ADCCS<5:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
Fosc/2	000000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	
Fosc/4	000001	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs	
Fosc/6	000010	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 μs	6.0 μs	
Fosc/8	000011	250 μs ⁽²⁾	400 ns ⁽²⁾	500 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾	
Fosc/16	000111	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽²⁾	
Fosc/128	111111	4.0 μs	6.4 μs	8.0 μs	16.0 μs ⁽³⁾	32.0 μs ⁽²⁾	128.0 μs ⁽²⁾	
FRC	ADCS(ADCON0 <4>)=1	1.0-6.0 μs ⁽¹⁾						

Legend: Shaded cells are outside of recommended range.

Note 1: See TAD parameter for FRC source typical TAD value.

- **2:** These values violate the required TAD time.
- **3:** Outside the recommended TAD time.
- 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 23-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES (ADSC = 0)



23.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.
	of hot the ABO interrupt to enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.


23.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFRM0 bit of the ADCON0 register controls the output format.

Figure 23-3 shows the two output formats.

Software writes to the ADRES register pair are always right justified regardless of the selected format mode. Therefore, data read after writing to ADRES when ADFRM0 = 0 will be shifted left six places. For example, writing 0xFF to ADRESL will be read as 0xC0 in ADRESL and 0x3F logical OR'd with whatever was in the two MSbits in ADRESH.

FIGURE 23-3: 10-BIT ADC CONVERSION RESULT FORMAT



23.2 ADC Operation

23.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. A conversion may be started by any of the following:

- Software setting the ADGO bit of ADCON0 to '1'
- An external trigger (selected by Register 23-3)
- A continuous-mode retrigger (see section Section 23.5.8 "Continuous Sampling Mode")

Note: The ADGO bit should not be set in the same instruction that turns on the ADC. Refer to Section 23.2.7 "ADC Conversion Procedure (Basic Mode)".

23.2.2 COMPLETION OF A CONVERSION

When any individual conversion is complete, the value already in ADRES is written into ADPREV (if ADPSIS=1) and the new conversion results appear in ADRES. When the conversion completes, the ADC module will:

- Clear the ADGO bit (Unless the ADCONT bit of ADCON0 is set)
- Set the ADIF Interrupt Flag bit
- Set the ADMATH bit
- Update ADACC

When ADDSEN=0 then after every conversion, or when ADDSEN=1 then after every other conversion, the following events occur:

- ADERR is calculated
- ADTIF is set if ADERR calculation meets threshold requirements

In addition, on the completion of every conversion if ADDSEN=0, or every other conversion if ADDSEN=1:

- · ADSTPE is calculated
- Depending on ADSTPE, the threshold comparison may set ADTIF

Importantly, filter and threshold computations occur after the conversion itself is complete. As such, interrupt handlers responding to ADIF should check ADTIF before reading filter and threshold results.

23.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the ADGO bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted. In this case, filter and/or threshold occur.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

23.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC oscillator source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

23.2.5 EXTERNAL TRIGGER DURING SLEEP

If the external trigger is received during sleep while ADC clock source is set to the FRC, then the ADC module will perform the conversion and set the ADIF bit upon completion.

If an external trigger is received when the ADC clock source is something other than FRC, then the trigger will be recorded, but the conversion will not begin until the device exits Sleep.

23.2.6 AUTO-CONVERSION TRIGGER

The Auto-conversion Trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the ADGO bit is set by hardware.

The Auto-conversion Trigger source is selected with the ADACT<4:0> bits of the ADACT register.

Using the Auto-conversion Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met. See Table 23-2 for auto-conversion sources.

ADACT Value	Source Peripheral	Description			
0x00	Disabled	External Trigger Disabled			
0x01	ADACTPPS	Pin selected by ADACTPPS			
0x02	TMR0	Timer0 overflow condition			
0x03	TMR1	Timer1 overflow condition			
0x04	TMR2	Match between Timer2 postscaled value and PR2			
0x05	TMR3	Timer3 overflow condition			
0x06	TMR4	Match between Timer4 postscaled value and PR4			
0x07	TMR5	Timer5 overflow condition			
0x08	TMR6	Match between Timer6 postscaled value and PR6			
0x09	SMT1	Match between SMT1 and SMT1PR			
0x0A	SMT2	Match between SMT2 and SMT2PR			
0x0B	CCP1	CCP1 output			
0x0C	CCP2	CCP2 output			
0x0D	CCP3	CCP3 output			
0x0E	CCP4	CCP4 output			
0x0F	CCP5	CCP5 output			
0x10	PWM6	PWM6 output			
0x11	PWM7	PWM7 output			
0x12	C1	Comparator C1 output			
0x13	C2	Comparator C2 output			
0x14	IOC	Interrupt-on-change interrupt trigger			
0x15	CLC1	CLC1 output			
0x16	CLC2	CLC2 output			
0x17	CLC3	CLC3 output			
0x18	CLC4	CLC4 output			
0x19-0x1B	Reserved	Reserved, do not use			
0x1C	ADERR	Read of ADERR register			
0x1D	ADRESH	Read of ADRESH register			
0x1E	Reserved	Reserved, do not use			
0x1F	ADPCH	Read of ADPCH register			

TABLE 23-2: ADC AUTO-CONVERSION TABLE

23.2.7 ADC CONVERSION PROCEDURE (BASIC MODE)

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRISx register)
 - Configure pin as analog (Refer to the ANSELx register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - · Configure voltage reference
 - Select ADC input channel (precharge+acquisition)
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt (PEIE bit)
 - Enable global interrupt (GIE bit)⁽¹⁾
- 4. If ADACQ=0, software must wait the required acquisition time ⁽²⁾.
- 5. Start conversion by setting the ADGO bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the ADGO bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 23.3 "ADC Acquisition Requirements".

EXAMPLE 23-1: ADC CONVERSION

;This code block configures the ADC ; for polling, VDD and Vss references, FRC ;oscillator and ANO input. ;Conversion start & polling for completion ;are included. ; BANKSEL ADCON1 B'11110000' ;Right justify, MOVIW FRC ;oscillator MOVWF ADCON1 ;Vdd and Vss Vref TRISA BANKSEL ; BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ; ANSEL,0 BSF ;Set RA0 to analog ADCON0 BANKSEL B'00000001' ;Select channel ANO MOVLW MOVWF ADCON0 ;Turn ADC On SampleTime ; Acquisiton delay CALL BSF ADCON0, ADGO ;Start conversion BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits RESULTHI MOVWF ;store in GPR space BANKSEL ADRESL MOVF ADRESL,W ;Read lower 8 bits

23.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 23-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 23-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 23-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 23-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier$ Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - 1}) ; combining [1] and [2]$$

Note: Where n = number *of bits of the ADC.*

Solving for TC:

Æ

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$
= $1.37\mu s$

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


= 4.62\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.


- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.

PIC16(L)F18854










23.4 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 23-6 shows the basic block diagram of the CVD portion of the ADC module.


FIGURE 23-6: HARDWARE CAPACITIVE VOLTAGE DIVIDER BLOCK DIAGRAM



23.4.1 CVD OPERATION

A CVD operation begins with the ADC's internal and hold capacitor sample (C_{HOLD}) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, C_{HOLD} is precharged to VDD or Vss, while the path to the sensor node is also discharged to VDD or VSS. Typically, this node is discharged to the level opposite that of CHOLD. When the precharge phase is complete, the VDD/VSS bias paths for the two nodes are shut off and CHOLD and the path to the external sensor node are reconnected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the precharged CHOLD and sensor nodes, which results in a final voltage level setting on CHOLD which is determined by the capacitances and precharge levels of the two nodes. After acquisition, the ADC converts the voltage level on CHOLD. This process is then repeated with the selected precharge levels for both the CHOLD and the inverted sensor nodes. Figure 23-7 shows the waveform for two inverted CVD measurements, which is known as differential CVD measurement.





23.4.2 PRECHARGE CONTROL

The precharge stage is an optional period of time that brings the external channel and internal sample and hold capacitor to known voltage levels. Precharge is enabled by writing a non-zero value to the ADPRE register. This stage is initiated when an ADC conversion begins, either from setting the ADGO bit, a special event trigger, or a conversion restart from the computation functionality. If the ADPRE register is cleared when an ADC conversion begins, this stage is skipped.

During the precharge time, CHOLD is disconnected from the outer portion of the sample path that leads to the external capacitive sensor and is connected to either VDD or Vss, depending on the value of the ADPPOL bit of ADCON1. At the same time, the port pin logic of the selected analog channel is overridden to drive a digital high or low out, in order to precharge the outer portion of the ADC's sample path, which includes the external sensor. The output polarity of this override is also determined by the ADPPOL bit of ADCON1. The amount of time that this charging needs is controlled by the ADPRE register.

Note:	The external charging overrides the TRIS			
	setting of the respective I/O pin. If there is			
	a device attached to this pin, precharge			
	should not be used.			

23.4.3 ACQUISITION CONTROL

The Acquisition stage is an optional time for the voltage on the internal sample and hold capacitor to charge or discharge from the selected analog channel. This acquisition time is controlled by the ADACQ register. When ADPRE=0, acquisition starts at the beginning of conversion. When ADPRE=1, the acquisition stage begins when precharge ends.

At the start of the acquisition stage, the port pin logic of the selected analog channel is overridden to turn off the digital high/low output drivers so they do not affect the final result of the charge averaging. Also, the selected ADC channel is connected to CHOLD. This allows charge averaging to proceed between the precharged channel and the CHOLD capacitor.

Note: When ADPRE!=0, acquisition time cannot be '0'. In this case, setting ADACQ to '0' will set a maximum acquisition time (256 ADC clock cycles). When precharge is disabled, setting ADACQ to '0' will disable hardware acquisition time control.


23.4.4 GUARD RING OUTPUTS

The purpose of the guard ring is to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It also can be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see Application Note AN1478, "*mTouchTM Sensing Solution Acquisition Methods Capacitive Voltage Divider*" (DS01478).

Figure 23-8 shows a typical guard ring circuit. CGUARD represents the capacitance of the guard ring trace placed on the PCB board. The user selects values for RA and RB that will create a voltage profile on CGUARD, which will match the selected acquisition channel.


The ADC has two guard ring drive outputs, ADGRDA and ADGRDB. These outputs can be routed through PPS controls to I/O pins (see Section 13.0 "Peripheral Pin Select (PPS) Module" for details). The polarity of these outputs are controlled by the ADGPOL and ADIPEN bits of ADCON1.

At the start of the first precharge stage, both outputs are set to match the ADGPOL bit of ADCON1. Once the acquisition stage begins, ADGRDA changes polarity, while ADGRDB remains unchanged. When performing a double sample conversion, setting the ADIPEN bit of ADCON1 causes both guard ring outputs to transition to the opposite polarity of ADGPOL at the start of the second precharge stage, and ADGRDA toggles again for the second acquisition. For more information on the timing of the guard ring output, refer to Figure 23-8 and Figure 23-9.



PIC16(L)F18854






23.4.5 ADDITIONAL SAMPLE AND HOLD CAPACITANCE

Additional capacitance can be added in parallel with the internal sample and hold capacitor (CHOLD) by means of the ADCAP register. This register selects a digitally programmable capacitance which is added to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 23-10.

23.5 Computation Operation

The ADC module hardware is equipped with post conversion computation features. These features provide data post-processing functions that can be operated on the ADC conversion result, including digital filtering/averaging and threshold comparison functions.





The operation of the ADC computational features is controlled by the ADMD <2:0> bits in the ADCON2 register.

The module can be operated in one of five modes:

• **Basic**: This is a legacy mode. In this mode, ADC conversion occurs on single (ADDSEN=0) or double (ADDSEN=1) samples. ADIF is set after each conversion completes.

• Accumulate: With each trigger, the ADC conversion result is added to accumulator and ADCNT increments. ADIF is set after each conversion. ADTIF is set according to the Calculation mode.

• Average: With each trigger, the ADC conversion result is added to the accumulator. When the ADRPT number of samples have been accumulated, a threshold test is performed. Upon the next trigger, the counter is reset to '1' and the accumulator is replaced with the first ADC conversion cleared. For the subsequent threshold tests, additional ADRPT samples are required to be accumulated.

• **Burst Average**: At the trigger, the accumulator and counter are cleared. The ADC conversion results are then collected repetitively until ADRPT samples are accumulated and finally the threshold is tested.

• Low-Pass Filter (LPF): With each trigger, the ADC conversion result is sent through a filter. When ADRPT samples have occurred, a threshold test is performed. Every trigger after that the ADC conversion result is sent through the filter and another threshold test is performed.

The five modes are summarized in Table 23-3 below.

	Clear C		Clear Conditions Value after Trigger com		Thres	hold Operation	ons	Value at ADTIF interrupt			
Mode	ADMD	ADACC and ADCNT	ADACC	ADCNT	Retrigger	Threshold Test	Interrupt	ADAOV	ADFLTR	ADCNT	
Basic	0	ADACLR = 1	Unchanged	Unchanged	No	Every Sample	lf thresh- old=true	N/A	N/A	count	
Accumulate	1	ADACLR = 1	S + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	Every Sample	lf thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}		
Average	2	ADACLR = 1 or ADCNT>=ADRPT at ADGO or retrigger	S + ADACC or (S2-S1) + ADACC	If (ADCNT>=ADRPT):1, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}		
Burst Average	3	ADACLR = 1 or ADGO set or retrigger	Each repetition: same as Average End with sum of all samples	Reset and count up until ADCNT=ADRPT	Repeat while ADCNT <adrpt< td=""><td>lf ADCNT>= ADRPT</td><td>If thresh- old=true</td><td>ADACC Overflow</td><td>ADACC/2^{ADCRS}</td><td>ADRPT</td></adrpt<>	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	ADRPT	
Lowpass Filter	4	ADACLR = 1	S+ADACC-ADACC/ 2 ^{ADCRS} or (S2-S1)+ADACC-ADACC/ 2 ^{ADCRS}	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	Filtered Value	count	

Note 1: S, S1, and S2 are abbreviations for ADRES, ADRES(n), and ADRES(n+1), respectively. When ADDSEN = 0: S = ADRES. When ADDSEN = 1: S1 = ADPREV, and S2 = ADRES.

2: All results of divisions using the ADCRS bits are truncated, not rounded.

23.5.1 DIGITAL FILTER/AVERAGE

The digital filter/average module consists of an accumulator with data feedback options, and control logic to determine when threshold tests need to be applied. The accumulator is a 16-bit wide signed register (15 bits + 1 sign bit), which can be accessed through the ADACCH:ADACCL register pair.

Upon each trigger event (the ADGO bit set or external event trigger), the ADC conversion result is added to the accumulator. If the value exceeds '1111111111111111111, then the overflow bit ADAOV in the ADSTAT register is set.

The number of samples to be accumulated is determined by the ADRPT (A/D Repeat Setting) register. Each time a sample is added to the accumulator, the ADCNT register is incremented. In Average and Burst Average modes the ADCNT and ADACC registers are cleared automatically when a trigger causes the ADCNT value to exceed the ADRPT value to '1' and replace the ADACC contents with the conversion result.

The ADAOV (accumulator overflow) bit in the ADSTAT register, ADACC, and ADCNT registers will be cleared any time the ADACLR bit in the ADCON2 register is set.

Note: When ADC is operating from FRC, 5 FRC clock cycles are required to execute the ADACC clearing operation.

The ADCRS <2:0> bits in the ADCON2 register control the data shift on the accumulator result, which effectively divides the value in the accumulator (ADACCH:ADACCL) register pair. For the Accumulate mode of the digital filter, the shift provides a simple scaling operation. For the Average/Burst Average mode, the shift bits are used to determine number of samples for averaging. For the Lowpass Filter mode, the shift is an integral part of the filter, and determines the cut-off frequency of the filter. Table 23-4 shows the -3 dB cut-off frequency in ω T (radians) and the highest signal attenuation obtained by this filter at nyquist frequency (ω T = π).

TABLE 23-4: LOWPASS FILTER -3 dB CUT-OFF FREQUENCY

ADCRS	ω T (radians) @ -3 dB Frequency	dB @ F _{nyquist} =1/(2T)
1	0.72	-9.5
2	0.284	-16.9
3	0.134	-23.5
4	0.065	-29.8
5	0.032	-36.0

23.5.2 BASIC MODE

Basic mode (ADMD = 000) disables all additional computation features. In this mode, no accumulation occurs. Double sampling, Continuous mode, all CVD features, and threshold error detection are still available, but no features involving the digital filter/average features are used.

23.5.3 ACCUMULATE MODE:

In Accumulate mode (ADMD = 001), the ADC conversion result is added to the ADACC registers. The Formatting mode does not affect the right-justification of the ADACC value. Upon each sample, ADCNT is incremented, indicating the number of samples accumulated. After each sample and accumulation, the ADFLTR register is updated with the value of ADACC right shifted by the ADCRS value, a threshold comparison is performed (see Section 23.5.7 "Threshold Comparison") and the ADTIF interrupt may trigger.

23.5.4 AVERAGE MODE

In Average Mode (ADMD = 010), the ADACC registers accumulate with each ADC sample, much as in Accumulate mode, and the ADCNT register increments with each sample. However, in Average mode, the threshold comparison is performed upon ADCNT being greater than or equal to a user-defined ADRPT value. The ADCRS bits still right-shift the final result, but in this mode when ADCRS= log(ADRPT)/log(2) then the final accumulated value will be divided by number of samples, allowing for a threshold comparison operation on the average of all gathered samples.

23.5.5 BURST AVERAGE MODE

The Burst Average mode (ADMD = '011') acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see Section 23.5.8 "Continuous Sampling Mode") is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

23.5.6 LOWPASS FILTER MODE

The Lowpass Filter mode (ADMD = '100') acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a lowpass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Table 23-3 for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cut-off frequency of the lowpass filter (as demonstrated by Table 23-4).

23.5.7 THRESHOLD COMPARISON

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The difference value is calculated based on a difference calculation which is selected by the ADCALC<2:0> bits in the ADCON3 register. The value can be one of the following calculations (see Register 23-4 for more details):
- The first derivative of single measurements
- The CVD result in CVD mode
- The current result vs. a setpoint
- The current result vs. the filtered/average result
- The first derivative of the filtered/average value
- Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH<ADUTHH:ADUTHL> and ADLTH<ADLTHH:ADLTHL> registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD<2:0> bits in the ADCON3 register. The threshold trigger option can be one of the following
 - Never interrupt
 - Error is less than lower threshold
 - Error is greater than or equal to lower threshold
 - Error is between thresholds (inclusive)
 - Error is outside of thresholds
 - Error is less than or equal to upper threshold
 - Error is greater than upper threshold
 - Always interrupt regardless of threshold test results
- The threshold interrupt flag ADTIF is set when the threshold condition is met.

Note 1: The threshold tests are signed operations.

2: If ADAOV is set, a threshold interrupt is signaled.

23.5.8 CONTINUOUS SAMPLING MODE

Setting the ADCONT bit in the ADCON0 register automatically retriggers a new conversion cycle after updating the ADACC register. That means the ADGO bit is set to generate automatic retriggering, until the device Reset occurs or the A/D Stop-on-interrupt bit (ADSOI in the ADCON3 register) is set (correct logic).

23.5.9 DOUBLE SAMPLE CONVERSION

Double sampling is enabled by setting the ADDSEN bit of the ADCON1 register. When this bit is set, two conversions are required before the module will calculate threshold error (each conversion must still be triggered separately). The first conversion will set the ADMATH bit of the ADSTAT register and update ADACC, but will not calculate ADERR or trigger ADTIF. When the second conversion completes, the first value is transferred to ADPREV (depending on the setting of ADPSIS) and the value of the second conversion is placed into ADRES. Only upon the completion of the second conversion is ADERR calculated and ADTIF triggered (depending on the value of ADCALC).

23.6 Register Definitions: ADC Control

REGISTER 23-1: ADCON0: ADC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	R/W-0/0	U-0	R/W/HC-0
ADON	ADCONT	—	ADCS	—	ADFRM0	_	ADGO
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value	at POR and BOF	R/Value at al	l other Resets
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is c	leared by hardwa	are	
bit 7	ADON: ADC	Enable bit					
	1 = ADC is e						
	0 = ADC is di						
bit 6		DC Continuous	•				
					ersion trigger unt value of ADSOI)		set (if ADSOI is
		cleared upon o					
bit 5		nted: Read as '					
bit 4	ADCS: ADC	Clock Selection	n bit				
	1 = Clock su	pplied from FR	C dedicated os	scillator			
	0 = Clock su	pplied by Fosc	, divided accor	ding to ADCL	< register		
bit 3	Unimplemer	nted: Read as '	0'				
bit 2		DC results Forn	•				
		and ADPREV d	• •				
		and ADPREV d		tified, zero-fille	ed		
bit 1	•	nted: Read as '					
bit 0		Conversion St		otting this hit	starta an ADC a	onversion a	vola. Tha hit ia
1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle. Th cleared by hardware as determined by the ADCONT bit							ycle. The bit is
			ted/not in proc				

PIC16(L)F18854

REGISTER 23-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
ADPPOL	ADIPEN	ADGPOL	—	—		_	ADDSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 ADDPOL: Precharge Polarity bit <u>If ADPRE>0x00</u>:

ADPPOL	Action During	1st Precharge Stage
ADFFUL	External (selected analog I/O pin)	Internal (AD sampling capacitor)
1	Shorted to AVDD	C _{HOLD} shorted to Vss
0	Shorted to Vss	C _{HOLD} shorted to AVDD

	<u>Otherwise</u> The bit is ignored
bit 6	 ADIPEN: A/D Inverted Precharge Enable bit If ADDSEN = 1: 1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle 0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL Otherwise:
	<u>Otherwise</u> : The bit is ignored
bit 5	ADGPOL: Guard Ring Polarity Selection bit 1 = ADC guard ring outputs start as digital high during precharge stage 0 = ADC guard ring outputs start as digital low during precharge stage
bit 4-1	Unimplemented: Read as '0'
bit 0	ADDSEN: Double-Sample Enable bit 1 = See Table 23-5. 0 = One conversion is performed for each trigger

TABLE 23-5: EXAMPLE OF REGISTER VALUES FOR ACCUMULATE AND AVERAGE MODES

	Trigger ADCONT		ADRES	ADPREV ADPSIS		ADACC
0	1	n		0	1	
T1	T1	1	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
T2		2	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)
Т3	T2	3	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
T4	_	4	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)
T5	Т3	5	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
Т6	_	6	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)

R/W-0/0	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0		
ADPSIS	6	ADCRS<2:0>		ADACLR		ADMD<2:0>			
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'			
	inchanged	x = Bit is unkr		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hard	ware			
bit 7		DC Previous Sar							
		R is transferred to is transferred to							
bit 6-4		>: ADC Accum							
	111 = Rese			don'n dgint onint					
110 = Reserved 101 through 000:									
	If ADMD	If $ADMD = 100$:							
		Low-pass filter time constant is 2 ^{ADCRS} , filter gain is 1:1							
		= 001, 010 or 0				RS\(2)			
	Otherwis	umulated value i	s right-shilled	by ADCRS (div	ided by 2. 2 of)(-)			
	Bits are i								
bit 3		DC Accumulato	r Clear Comm	and hit					
Site		ear of ADACC, A			er Bit is clear	ed by hardware	`		
		action is compl							
bit 2-0	-	 ADC Operatin 	•						
	111 = Rese		0						
	•								
	•								
	•								
	101 = Rese								
		pass Filter mode Average mode							
	010 = Avera	•							
		mulate mode							
	000 = Basic	: (Legacy) mode							
Note 1:	See Table 23-3 fe	or Full mode des	criptions.						
2:	All results of divis	sions using the A	DCRS bits ar	e truncated, not	rounded.				

REGISTER 23-3: ADCON2: ADC CONTROL REGISTER 2

Logond:							
bit 7							bit 0
_		ADCALC<2:0>		ADSOI		ADTMD<2:0>	
U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0

Legend	
--------	--

Legena:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7 Unimplemented: Read as '0'

bit 6-4 ADCAL<2:0>: ADC Error Calculation Mode Select bits

	Action During	1st Precharge Stage	
ADCALC	ADDSEN = 0 Single-Sample Mode	ADDSEN = 1 CVD Double-Sample Mode ⁽¹⁾	Application
111	Reserved	Reserved	Reserved
110	Reserved	Reserved	Reserved
101	ADFLTR-ADSTPT	ADFLTR-ADSTPT	Average/filtered value vs. setpoint
100	ADPREV-ADFLTR	ADPREV-ADFLTR	First derivative of filtered value ⁽³⁾ (negative)
011	Reserved	Reserved	Reserved
010	ADRES-ADFLTR	(ADRES-ADPREV)-ADFLTR	Actual result vs. averaged/filtered value
001	ADRES-ADSTPT	(ADRES-ADPREV)-ADSTPT	Actual result vs.setpoint
000	ADRES-ADPREV	ADRES-ADPREV	First derivative of single measurement ⁽²⁾
			Actual CVD result in CVD mode ⁽²⁾

bit 3 ADSOI: ADC Stop-on-Interrupt bit

If ADCONT = 1:

1 = ADGO is cleared when the threshold conditions are met, otherwise the conversion is retriggered 0 = ADGO is not cleared by hardware, must be cleared by software to stop retriggers If ADCONT = 0 bit is ignored.

bit 2-0 ADTMD<2:0>: Threshold Interrupt Mode Select bits

- 111 = Always set ADTIF at end of calculation
- 110 = Set ADTIF if ADERR>ADUTH
- 101 = Set ADTIF if ADERR≤ADUTH
- 100 = Set ADTIF if ADERR<ADLTH or ADERR>ADUTH
- 011 = Set ADTIF if ADERR>ADLTH and ADERR<ADUTH
- 010 = Set ADTIF if ADERR≥ADLTH
- 001 = Set ADTIF if ADERR<ADLTH
- 000 = ADTIF is disabled

Note 1: When ADPSIS = 0, the value of (ADRES-ADPREV) is the value of (S2-S1) from Table 23-3.

- 2: When ADPSIS = 0
- 3: When ADPSIS = 1.

R-0/0	R-0/0	R-0/0	R/C/HS-0/0	U-0	R-0/0	R-0/0	R-0/0			
ADAOV	ADUTHR	ADLTHR	ADMATH	_		ADSTAT<2:0>				
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unc	0	x = Bit is unknown -n/n = Value at POR and BOR/Valu				R/Value at all o	other Resets			
'1' = Bit is set	t	'0' = Bit is cleared								
bit 7	1 = ADC accu	C Computation umulator or AD umulator and A	ERR calculatio							
bit 6	1 = ADERR >	ADUTHR: ADC Module Greater-than Upper Threshold Flag bit 1 = ADERR >ADUTH 0 = ADERR≤ADUTH								
bit 5	1 = ADERR<	ADLTHR: ADC Module Less-than Lower Threshold Flag bit 1 = ADERR <adlth 0 = ADERR≥ADLTH</adlth 								
bit 4	1 = Registers updated		LTR, ADUTH, A	ADLTH and the	e ADAOV bit are		ave already			
bit 3	Unimplemen	ted: Read as '	0'							
bit 2-0	111 = ADC m 110 = ADC m 101 = ADC m 100 = Not us 011 = ADC m 010 = ADC m 001 = ADC m	ADC Module nodule is in 2 nd nodule is in 2 nd nodule is in 2 nd ed nodule is in 1 st nodule is in 1 st nodule is in 1 st nodule is not co	conversion sta acquisition sta precharge sta conversion sta acquisition sta precharge stag	age ige ge ge	₅ (1)					
Note 1. If	ADOSC=1, and		-							

REGISTER 23-5: ADSTAT: ADC THRESHOLD REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_	—		ADCCS<5:0>						
bit 7	bit 7 k								
Legend:									
R = Readable bit W = Writable bit U =					U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

REGISTER 23-6: ADCLK: ADC CLOCK SELECTION REGISTER

bit 7-6	Unimplemented: Read as '0'
bit 5-0	ADCCS<5:0>: ADC Conversion Clock Select bits 111111 = Fosc/128 111110 = Fosc/126 111101 = Fosc/124
	•
	•
	•
	000000 = Fosc/2

REGISTER 23-7: ADREF: ADC REFERENCE SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	ADNREF	—	_	ADPREF<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	ADNREF: ADC Negative Voltage Reference Selection bit
	1 = VREF- is connected to VREF- pin

- 0 = VREF- is connected to AVSS
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 ADPREF: ADC Positive Voltage Reference Selection bits
 - 11 = VREF+ is connected to FVR_buffer 1
 - 10 = VREF+ is connected to VREF+ pin
 - Ol = Reserved
 - 00 = VREF+ is connected to VDD

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_			ADPC	H<5:0>		
oit 7							bit
Legend:							
R = Readable I	bit	W = Writable bi	t	U = Unimpleme	ented bit, read as	s 'O'	
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	-	'0' = Bit is cleare	ed				
bit 7-6	Unimpleme	nted: Read as '0'					
bit 5-0	ADPCH<5:0	>: ADC Positive Inp	ut Channel Se	lection bits			
		ixed Voltage Refere					
	111110 = D	AC1 output ⁽¹⁾					
	111101 = T e	emperature Indicato	r(3)				
	111100 = A	Vss (Analog Ground	I)				
	111011 = R	eserved. No channe	el connected.				
	•						
	•						
	010111 = A	NC7					
	010111 – A						
	010101 = A						
	010100 = A						
	010011 = A						
	010010 = A	NC2					
	010001 = A	NC1					
	010000 = A	NC0					
	001111 = A	NB7					
	001110 = A	NB6					
	001101 = A	NB5					
	001100 = A						
	001011 = A						
	001010 = A						
	001001 = A						
	001000 = A 000111 = A						
	000111 – A						
	000110 – A						
	000100 = A						
	000011 = A						
	000010 = A						
	000001 = A						
	000000 = A	NA0					
Note 1: Se	e Section 25 0	"5-Bit Digital to A	nalog Conver		lo" for more infe	rmation	
) "5-Bit Digital-to-A) "Fixed Voltage Re					
2. 36		Fixed voltage Re					

REGISTER 23-8: ADPCH: ADC POSITIVE CHANNEL SELECTION REGISTER

3: See Section 17.0 "Temperature Indicator Module" for more information.

REGISTER 23-9: ADPRE: ADC PRECHARGE TIME CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADPRE	=<7:0>			
bit 7							bit 0
l egend:							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

REGISTER 23-9: ADPRE: ADC PRECHARGE TIME CONTROL REGISTER

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Note 1: When FOSC is selected as the ADC clock (ADCS bit of ADCON0 = 0), both ADPRE and ADACQ are calculated using undivided FOSC, regardless of the value of the ADCLK register.

REGISTER 23-10: ADACQ: ADC ACQUISITION TIME CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADACO	Q<7:0>			
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

- **Note 1:** When FOSC is selected as the ADC clock (ADCS bit of ADCON0 = 0), both ADPRE and ADACQ are calculated using undivided FOSC, regardless of the value of the ADCLK register.
 - 2: If ADPRE! = 0, ADAQC = 0 will instead set an Acquisition time of 256 clocks of the selected ADC clock.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—			ADCAP<4:0>		
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
u = Bit is u	nchanged	x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is s	set	'0' = Bit is cle	ared				
bit 7-5	Unimpleme	nted: Read as '	0'				
bit 4-0	ADCAP<4:0	ADCAP<4:0>: ADC Additional Sample Capacitor Selection bits					
	11111 = 31	11111 = 31 pF					
	11110 = 30	11110 = 30 pF					
	11101 = 29	pF					
	•	-					
	•						
	•						

REGISTER 23-11: ADCAP: ADC ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

00011 = 3 pF 00010 = 2 pF 00001 = 1 pF 00000 = No additional capacitance

REGISTER 23-12: ADRPT: ADC REPEAT SETTING REGISTER

REGISTER 23	D-12. ADRF	T. ADC REFEA	JEIIN		`		
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADRF	PT<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unknow	vn	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0 ADRPT<7:0>: ADC Repeat Threshold bits

Counts the number of times that the ADC has been triggered. Used in conjunction along with ADCNT to determine when the error threshold is checked for Low-pass Filter, Burst Average, and Average modes.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADCN	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 23-13: ADCNT: ADC CONVERSION COUNTER REGISTER

bit 7-0 ADCNT<7:0>: ADC Conversion Counter

Counts the number of times that the ADC is triggered. Determines when the threshold is checked for the Low-Pass Filter, Burst Average, and Average Computation modes. Count saturates at 0xFF and does not roll-over to 0x00.

REGISTER 23-14: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
ADFLTR<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<15:8>: ADC Filter Output Most Significant bits and Sign bit In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Lowpass Filter.

REGISTER 23-15: ADFLTRL: ADC FILTER LOW BYTE REGISTER

'0' = Bit is cleared

			-				
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADFL	TR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unknowr	า	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

bit 7-0 **ADFLTR<7:0>**: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Lowpass Filter.

'1' = Bit is set

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 23-16: ADRESH: ADC RESULT REGISTER HIGH, ADFRM=0

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Most Significant eight bits of 10-bit conversion result.

REGISTER 23-17: ADRESL: ADC RESULT REGISTER LOW, ADFRM=0

ADRES<1:0> — # # # # # # <th#< th=""> # # #</th#<>	R/W-x/u							
bit 7 bit	ADRES	S<1:0>	—	—	—	—	—	—
	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6ADRES<1:0>: ADC Result Register bits. Least Significant two bits of 10-bit conversion result.bit 5-0Reserved: Do not use.

REGISTER 23-18: ADRESH: ADC RESULT REGISTER HIGH, ADFRM=1

R/W-x/u	R/W-x/u						
—	—	—	—	—	—	ADRES<9:8>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Sample Result bits. Most Significant two bits of 10-bit conversion result.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all othe		other Resets	
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 23-19: ADRESL: ADC RESULT REGISTER LOW, ADFRM=1

bit 7-0 ADRES<7:0>: ADC Result Register bits. Least Significant eight bits of 10-bit conversion result.

REGISTER 23-20: ADPREVH: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
ADPREV<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

 bit 7-0
 ADPREV<15:8>: Previous ADC Results Most Significant Byte

 If ADPSIS = 1:
 Most Significant Byte of ADFLTR at the start of current ADC conversion

 If ADPSIS = 0:
 Most Significant bits of ADRES at the start of current ADC conversion⁽¹⁾

Note 1: If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFRM bit.

'1' = Bit is set

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			ADPR	EV<7:0>				
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable bi	t	U = Unimpler	nented bit, read	d as '0'		
u = Bit is uncha	unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				

REGISTER 23-21: ADPREVL: ADC PREVIOUS RESULT REGISTER

'0' = Bit is cleared

bit 7-0	ADPREV<7:0>: Previous ADC Results Least Significant Byte
	If ADPSIS = 1:
	Least Significant Byte of ADFLTR at the start of current ADC conversion
	If ADPSIS = 0:
	Least Significant bits of ADRES at the start of current ADC conversion ⁽¹⁾

Note 1: If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFRM bit.

REGISTER 23-22: ADACCH: ADC ACCUMULATOR REGISTER HIGH

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADACC<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADACC<15:8>: ADC Accumulator MSB. Most Significant seven bits of accumulator value and sign bit.

REGISTER 23-23: ADACCL: ADC ACCUMULATOR REGISTER LOW

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
ADACC<7:0>								
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADACC<7:0>: ADC Accumulator LSB. Least Significant eight bits of accumulator value.

REGISTER 23-24:	ADSTPTH: ADC	THRESHOLD SET	TPOINT REGISTER HIGH	
-----------------	--------------	---------------	-----------------------------	--

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADSTF	'T<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **ADSTPT<15:8>**: ADC Threshold Setpoint MSB. Most Significant Byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ADERR, see Register 21-1 for more details.

REGISTER 23-25: ADSTPTL: ADC THRESHOLD SETPOINT REGISTER LOW

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADSTP | T<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADSTPT<7:0>**: ADC Threshold Setpoint LSB. Least Significant Byte of ADC threshold setpoint, depending on ADCALC, may be used to determine ADERR, see Register 21-1 for more details.

REGISTER 23-26: ADERRH: ADC CALCULATION ERROR REGISTER HIGH

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADERR	<15:8>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADERR<15:8>**: ADC Calculation Error MSB. Most Significant Byte of ADC Calculation Error. Calculation is determined by ADCALC bits of ADCON3, see Register 21-1 for more details.

[\]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADEF	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bit		U = Unimplen	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unknowr	n	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 **ADERR<7:0>**: ADC Calculation Error LSB. Least Significant Byte of ADC Calculation Error. Calculation is determined by ADCALC bits of ADCON3, see Register 21-1 for more details.

REGISTER 23-28: ADLTHH: ADC LOWER THRESHOLD HIGH BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			ADLTH	l<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

bit 7-0 **ADLTH<15:8>**: ADC Lower Threshold MSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

REGISTER 23-29: ADLTHL: ADC LOWER THRESHOLD LOW BYTE REGISTER

'0' = Bit is cleared

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADLTH | 1<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADLTH<7:0>**: ADC Lower Threshold LSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

'1' = Bit is set

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			ADUTI	+<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	it	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clear	ed				

REGISTER 23-30: ADUTHH: ADC UPPER THRESHOLD HIGH BYTE REGISTER

bit 7-0 **ADUTH<15:8>**: ADC Upper Threshold MSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

REGISTER 23-31: ADUTHL: ADC UPPER THRESHOLD LOW BYTE REGISTER

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADUTH | 1<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADUTH<7:0>**: ADC Upper Threshold LSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			ADACT<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 23-32: ADACT: ADC AUTO CONVERSION TRIGGER CONTROL REGISTER

 bit 7-5
 Unimplemented: Read as '0'

 bit 4-0
 ADACT<4:0>: Auto-Conversion Trigger Select Bits See Table 23-2.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ADCON0	ADON	ADCONT	_	ADCS	_	ADFRM0	_	ADGO	318	
ADCON1	ADPPOL	ADIPEN	ADGPOL	—	—	—	_	ADDSEN	319	
ADCON2	ADPSIS		ADCRS<2:0>	>	ADACLR		ADMD<2:0>	,	320	
ADCON3	—	ADCALC<2:0> ADSOI ADTMD<2:0>								
ADACT	—		—		•	ADACT<4:0>			320	
ADACCH				ADA	CCH				330	
ADACCL	ADACCL									
ADPREVH				ADP	REVH				329	
ADPREVL				ADP	REVL				330	
ADRESH				ADF	RESH				328	
ADRESL				ADF	RESL				328	
ADSTAT	ADAOV	ADUTHR	ADLTHR	ADMATH	_	ŀ	ADSTAT<2:0	>	322	
ADCLK					ADCC	S<5:0>			323	
ADREF	_		_	ADNREF	_	_	ADPRI	EF<1:0>	323	
ADCAP	_					ADCAP<4:0>	•		326	
ADPRE	ADPRE<7:0>									
ADACQ	ADACQ<7:0>								325	
ADPCH	_	ADPCH<5:0>								
ADCNT				ADCN	T<7:0>				327	
ADRPT				ADRP	T<7:0>				326	
ADLTHL				ADLT	H<7:0>				332	
ADLTHH				ADLTH	1<15:8>				332	
ADUTHL				ADUT	H<7:0>				333	
ADUTHH				ADUTH	H<15:8>				333	
ADSTPTL				ADST	PT<7:0>				331	
ADSTPTH				ADSTP	T<15:8>				331	
ADFLTRL				ADFLT	R<7:0>				327	
ADFLTRH				ADFLT	R<15:8>				327	
ADERRL				ADER	R<7:0>				332	
ADERRH				ADER	R<15:8>				331	
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185	
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	192	
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	198	
DAC1CON1	_				1	DAC1R<4:0>	•	<u>ı</u>	349	
FVRCON	FVREN FVRRDY TSEN TSRNG CDAFVR<1:0> ADFVR<1:0>								230	
INTCON	GIE	PEIE	—	—	—		—	INTEDG	115	
PIE1	OSFIE	CSWIE		_	—	_	ADTIE	ADIE	117	
PIR1	OSFIF	CSWIF	—	—	_	—	ADTIF	ADIF	126	
OSCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	—	PLLR	105	

TABLE 23-6: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: -= unimplemented read as '0'. Shaded cells are not used for the ADC module.

Note 1: only.


24.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCO) module is a timer that uses overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the output frequency resolution does not vary with the divider value. The NCO is most useful for application that requires frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCO include:

- 20-bit Increment Function
- Fixed Duty Cycle mode (FDC) mode
- Pulse Frequency (PF) mode
- Output Pulse Width Control
- Multiple Clock Input Sources
- Output Polarity Control
- Interrupt Capability

Figure 24-1 is a simplified block diagram of the NCO module.



24.1 NCO OPERATION

The NCO operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCO output (NCO_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 24-1.

The NCO output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCO output is then distributed internally to other peripherals and can be optionally output to a pin. The accumulator overflow also generates an interrupt (NCO_overflow).

The NCO period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCO output to reduce uncertainty.

EQUATION 24-1: NCO OVERFLOW FREQUENCY

 $FOVERFLOW = \frac{NCO \ Clock \ Frequency \times Increment \ Value}{2^{20}}$

24.1.1 NCO CLOCK SOURCES

Clock sources available to the NCO include:

- HFINTOSC
- Fosc
- LC1_out
- LC2_out
- LC3_out
- LC4_out

The NCO clock source is selected by configuring the N1CKS<2:0> bits in the NCO1CLK register.

24.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCO1ACCL
- NCO1ACCH
- NCO1ACCU

24.1.3 ADDER

The NCO Adder is a full adder, which operates independently from the source clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

24.1.4 INCREMENT REGISTERS

The increment value is stored in three registers making up a 20-bit incrementer. In order of LSB to MSB they are:

- NCO1INCL
- NCO1INCH
- NCO1INCU

When the NCO module is enabled, the NCO1INCU and NCO1INCH registers should be written first, then the NCO1INCL register. Writing to the NCO1INCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCO_clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCO module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not user-accessible.

24.2 FIXED DUTY CYCLE MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 24-2.

The FDC mode is selected by clearing the N1PFM bit in the NCO1CON register.

24.3 PULSE FREQUENCY MODE

In Pulse Frequency (PF) mode, every time the Accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output. The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 24-2.

The value of the active and inactive states depends on the polarity bit, N1POL in the NCO1CON register.

The PF mode is selected by setting the N1PFM bit in the NCO1CON register.

24.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the N1PWS<2:0> bits in the NCO1CLK register.

When the selected pulse width is greater than the Accumulator overflow time frame, then DDS operation is undefined.

24.4 OUTPUT POLARITY CONTROL

The last stage in the NCO module is the output polarity. The N1POL bit in the NCO1CON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCO output signal is available to the following peripherals:

- CLC
- CWG
- Timer2/4/6
- SMT
- DSM
- Reference Clock Output

24.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCO Interrupt Flag bit, NCO1IF, of the PIR7 register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- N1EN bit of the NCO1CON register
- · NCO1IE bit of the PIE7 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

24.6 Effects of a Reset

All of the NCO registers are cleared to zero as the result of a Reset.


24.7 Operation in Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.



C16(L)F18854

24.8 NCO Control Registers

REGISTER 24-1: NCO1CON: NCO CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0		
N1EN	_	N1OUT	N1POL	_	_	_	N1PFM		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7 bit 6 bit 5	 N1EN: NCO1 Enable bit 1 = NCO1 module is enabled 0 = NCO1 module is disabled Unimplemented: Read as '0' N1OUT: NCO1 Output bit Displays the current output value of the NCO1 module. 								
bit 4	N1POL: NCO1 Polarity 1 = NCO1 output signal is inverted 0 = NCO1 output signal is not inverted								
bit 3-1	Unimplemen	ted: Read as '	0'						
bit 0	1 = NCO1 op	01 Pulse Freque erates in Pulse erates in Fixed	Frequency m		2				

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
	N1PWS<2:0>(1,2)	—	_		N1CKS<2:0>	
bit 7			•	• 	•		bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is se	t	'0' = Bit is clea	ared				
bit 4-3	110 = NCC 101 = NCC 011 = NCC 010 = NCC 010 = NCC 001 = NCC 000 = NCC Unimplement	1 output is active 1 output is a	ve for 64 input ve for 32 input ve for 16 input ve for 8 input ve for 4 input ve for 2 input ve for 1 input o	clock periods clock periods clock periods clock periods clock periods clock periods clock period			
bit 2-0	N1CKS<2:03 110 = Reser 111 = Reser 101 = LC4_c 100 = LC3_c 011 = LC2_c 010 = LC1_c 001 = HFINT 000 = Fosc	ved but but but but	Source Select	t bits			

- Note 1: N1PWS applies only when operating in Pulse Frequency mode.
 - 2: If NCO1 pulse width is greater than NCO1 overflow period, operation is undefined.

REGISTER 24-3: NCO1ACCL: NCO1 ACCUMULATOR REGISTER – LOW BYTE

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | NCO1A | CC<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Logondy | | | | | | | |

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCO1ACC<7:0>: NCO1 Accumulator, Low Byte

REGISTER 24-4: NCO1ACCH: NCO1 ACCUMULATOR REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NCO1ACC	<15:8>			
bit 7							bit 0
l egend:							

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NOC1ACC<15:8>: NCO1 Accumulator, High Byte

REGISTER 24-5: NCO1ACCU: NCO1 ACCUMULATOR REGISTER – UPPER BYTE⁽¹⁾

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_	—		NCO1AC	C<19:16>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCO1ACC<19:16>: NCO1 Accumulator, Upper Byte

Note 1: The accumulator spans registers NCO1ACCU:NCO1ACCH: NCO1ACCL. The 24 bits are reserved but not all are used. This register updates in real-time, asynchronously to the CPU; there is no provision to guarantee atomic access to this 24-bit space using an 8-bit bus. Writing to this register while the module is operating will produce undefined results.

REGISTER 24-6: NCO1INCL: NCO1 INCREMENT REGISTER – LOW BYTE^(1,2)

R/W-0/0	R/W-1/1						
			NCO1I	NC<7:0>			
bit 7							bit 0
Logondy							

Legena.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCO1INC<7:0>: NCO1 Increment, Low Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

2: DDSINC is double-buffered as INCBUF; INCBUF is updated on the next falling edge of NCOCLK after writing to NCO1INCL; NCO1INCU and NCO1INCH should be written prior to writing NCO1INCL.

REGISTER 24-7: NCO1INCH: NCO1 INCREMENT REGISTER – HIGH BYTE⁽¹⁾

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | NCO1IN | C<15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCO1INC<15:8>: NCO1 Increment, High Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

REGISTER 24-8: NCO1INCU: NCO1 INCREMENT REGISTER – UPPER BYTE⁽¹⁾

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	—	NCO1INC<19:16>				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCO1INC<19:16>: NCO1 Increment, Upper Byte

Note 1: The logical increment spans NCO1INCU:NCO1INCH:NCO1INCL.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	198
INTCON	GIE	PEIE	_		_	_	_	INTEDG	115
PIR2	_	ZCDIF	_	_	_	_	C2IF	C1IF	127
PIE2	_	ZCDIE	_	—	_	—	C2IE	C1IE	118
NCO1CON	N1EN	_	N1OUT	N1POL	_	_	—	N1PFM	341
NCO1CLK		N1PWS<2:0)>		_	N	1CKS<2:0>		342
NCO1ACCL				NCO1ACC<	:7:0>				343
NCO1ACCH				NCO1ACC<	15:8>				343
NCO1ACCU	—	_	—	_		NCO1ACC	<19:16>		343
NCO1INCL	NCO1INC<7:0>							344	
NCO1INCH				NCO1INC<	15:8>				344
NCO1INCU	—	_	—	_		NCO1INC	<19:16>		344
RxyPPS	—	_	_		R	xyPPS<4:0>			211
CWG1ISM	—	_	_	_		IS<3:	0>		273
MDSRC	—	_	_		Ν	MDMS<4:0>			359
MDCARH	_	_	_	_		MDCHS	<3:0>		360
MDCARL	_	_	_	_		MDCLS	<3:0>		361
CCP1CAP	—	_	—	—	_		CTS<2:0>		413
CCP2CAP	—		_		_		CTS<2:0>		413
CCP3CAP	—	_	—	_	_		CTS<2:0>		413
CCP4CAP	—	_	_	_	_		CTS<2:0>		413
CCP5CAP	_	_	_	—	_		CTS<2:0>		413
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	197

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH NCO

Legend: – = unimplemented read as '0'. Shaded cells are not used for NCO module.

25.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC1) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- · VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- · ADC input channel
- DAC1OUT pin

The Digital-to-Analog Converter (DAC) is enabled by setting the DAC1EN bit of the DAC1CON0 register.

EQUATION 25-1: DAC OUTPUT VOLTAGE

25.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DAC1R<4:0> bits of the DAC1CON1 register.

The DAC output voltage is determined by Equation 25-1:

 $V_{OUT} = \left((V_{SOURCE+}) - (V_{SOURCE-}) \times \frac{DAC1R\langle 4:0 \rangle}{2^5} \right) + (V_{SOURCE-})$ $V_{SOURCE+} = V_{DD} \quad or \quad V_{REF+} \quad or \quad FVR$ $V_{SOURCE-} = V_{SS} \quad or \quad V_{REF-}$

25.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 37-15.

25.3 DAC Voltage Reference Output

The DAC voltage can be output to the DAC1OUT1/2 pins by setting the DAC1OE1/2 bits of the DAC1CON0 register, respectively. Selecting the DAC reference voltage for output on the DAC1OUT1/2 pins automatically overrides the digital output buffer and digital input threshold detector functions and disables the weak pull-up. Reading the DAC1OUT1/2 pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to the DAC1OUT1/2 pins. Figure 25-2 shows an example buffering technique.





FIGURE 25-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



25.4 Operation During Sleep

The DAC continues to function during Sleep. When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DAC1CON0 register are not affected.

25.5 Effects of a Reset

A device Reset affects the following:

- · DAC is disabled.
- DAC output voltage is removed from the DAC10UT1/2 pins.
- The DAC1R<4:0> range select bits are cleared.

25.6 Register Definitions: DAC Control

REGISTER 25-1: DAC1CON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	
DAC1EN	—	DAC10E1	DAC10E2	DAC1F	2SS<1:0>		DAC1NSS	
bit 7							bit 0	
_egend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read a	as '0'		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOR	Value at all	other Resets	
1' = Bit is set		'0' = Bit is cle	ared					
oit 7		C1 Enable bit						
	1 = DAC is e 0 = DAC is d							
oit 6		ted: Read as '	o'					
bit 5	-	AC1 Voltage C		a hit				
JIL J		age level is als			T1 pin			
		age level is dis	•		•			
bit 4	DAC10E2: D	AC1 Voltage C	output 1 Enabl	e bit				
		voltage level is also an output on the DAC1OUT2 pin						
	0 = DAC volt	age level is dis	connected fro	m the DAC1O	UT2 pin			
oit 3-2		:0>: DAC1 Pos	sitive Source S	Select bits				
	11 = Reserve 10 = FVR ou	ed, do not use						
	01 = VREF+	•						
	00 = VDD	pin						
bit 1	Unimplemented: Read as '0'							
bit 0 DAC1NSS: DAC1 Negative Source Select bits								
	1 = VREF- pir	י- ו						
	0 = Vss							

REGISTER 25-2: DAC1CON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DAC1R<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4-0	DAC1R<4:0>: DAC1 Voltage Output Select bits
	Vout = (Vsrc+ - Vsrc-)*(DAC1R<4:0>/32) + Vsrc

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DAC1CON0	DAC1EN	_	DAC10E1	DAC10E2	DAC1PS	SS<1:0>	_	DAC1NSS	349
DAC1CON1	—	—	—	— DAC1R<4:0>				349	
CM1PSEL	—	_	_	– – – PCH<2:0>				242	
CM2PSEL	_	—	—	— — РСН<2:0>				242	
ADPCH	_	_	ADPCH<5:0>				318		

TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC1 MODULE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

26.0 DATA SIGNAL MODULATOR (DSM) MODULE

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- · Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- · Modulated Output Polarity Select
- Slew Rate Control

Figure 26-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





26.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the VSS signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the DSM pin. During the time that the output is disabled, the DSM pin will remain low. The modulated output can be disabled by clearing the MDEN bit in the MDCON register.

26.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- External Signal on MDSRCPPS pin
- · MDBIT bit in the MDCON0 register
- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- CCP5 Signal
- PWM6 Signal
- PWM7 Signal
- NCO output
- Comparator C1 Signal
- Comparator C2 Signal
- CLC1 Output
- CLC2 Output
- CLC3 Output
- CLC4 Output
- EUSART DT Signal
- EUSART TX/CK Signal
- MSSP1 SDO Signal (SPI Mode Only)
- MSSP2 SDO Signal

The modulator signal is selected by configuring the MDMS <4:0> bits in the MDSRC register.

26.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- External Signal on MDCARH/LPPS pins
- Fosc (system clock)
- HFINTOSC
- Reference Clock Module Signal
- CCP1 Signal
- CCP2 Signal
- CCP3 Signal
- CCP4 Signal
- CCP5 Signal
- PWM6 Output
- PWM7 Output
- NCO output
- · CLC1 output
- CLC2 output
- · CLC3 output
- · CLC4 output

The carrier high signal is selected by configuring the MDCHS <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCLS <3:0> bits in the MDCARL register.

26.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the MDCHSYNC bit in the MDCON1 register. Synchronization for the carrier low signal is enabled by setting the MDCLSYNC bit in the MDCON1 register.

Figure 26-1 through Figure 26-6 show timing diagrams of using various synchronization methods.

FIGURE 26-2: ON OFF KEYING (OOK) SYNCHRONIZATION




FIGURE 26-3: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)





FIGURE 26-4: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)

Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	CARH / both CARL / CARH / both CARL

FIGURE 26-5:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	un han han han han han han han han han ha
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State -	



26.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCON1 register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCON1 register.

26.6 Programmable Modulator Data

The MDBIT of the MDCON0 register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

26.7 Modulated Output Polarity

The modulated output signal provided on the DSM pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON0 register.

26.8 Slew Rate Control

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the SLR bit of the SLRCON register associated with that pin. For example, clearing the slew rate limitation for pin RA5 would require clearing the SLRA5 bit of the SLRCONA register.

26.9 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

26.10 Effects of a Reset

Upon any device Reset, the DSM module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

26.11 Register Definitions: Modulation Control

REGISTER 26-1: MDCON0: MODULATION CONTROL REGISTER

R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	
MDEN		MDOUT	MDOPOL	_	_	_	MDBIT ⁽²⁾	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is und	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	other Resets	
'1' = Bit is se	t	'0' = Bit is clea	ared					
bit 6 bit 5	 1 = Modulator module is enabled and mixing input signals 0 = Modulator module is disabled and has no output Unimplemented: Read as '0' MDOUT: Modulator Output bit Displays the current output value of the modulator module.⁽¹⁾ 							
bit 4	MDOPOL: Mo	odulator Outpu or output signal or output signal	t Polarity Sele is inverted; id	ct bit le high output				
bit 3-1	Unimplemented: Read as '0'							
bit 0	MDBIT: Allow	s software to r	nanually set m	nodulation sour	rce input to mod	ule ⁽²⁾		
	ne modulated out gister bit, the bit						ates this	

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0				
_	—	MDCHPOL	MDCHSYNC	_	—	MDCLPOL	MDCLSYNC				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'					
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value	at POR and E	3OR/Value at al	l other Resets				
'1' = Bit is se	et	'0' = Bit is clea	ared								
bit 7-6	Unimalan	ented: Dood oo (0'								
	•	ented: Read as '		0 1 1 1							
bit 5		MDCHPOL: Modulator High Carrier Polarity Select bit									
		 1 = Selected high carrier signal is inverted 0 = Selected high carrier signal is not inverted 									
bit 4		0			abla bit						
DIL 4		MDCHSYNC: Modulator High Carrier Synchronization Enable bit									
		1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier									
	0 = Modul	0 = Modulator Output is not synchronized to the high-time carrier signal ⁽¹⁾									
bit 3-2	Unimplem	Unimplemented: Read as '0'									
bit 1	MDCLPOL	.: Modulator Low	Carrier Polarity	Select bit							
		1 = Selected low carrier signal is inverted									
		0 = Selected low carrier signal is not inverted									
bit 0	MDCLSYN	MDCLSYNC: Modulator Low Carrier Synchronization Enable bit									
		1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high-time carrier									
	0 = Modul	ator Output is not	synchronized t	a tha law time		J(1)					

REGISTER 26-2: MDCON1: MODULATION CONTROL REGISTER 1

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
	—	—			MDMS<4:0>					
bit 7							bit			
Legend: R = Readable	h:t	$\lambda = \lambda / ritable$	hit	II – Unimplon	aantad hit raad	aa 'O'				
		W = Writable		•	nented bit, read		the Decete			
u = Bit is unch	angeo	x = Bit is unk		-n/n = value a	at POR and BOI	R/value at all c	iner Resels			
'1' = Bit is set		'0' = Bit is cl∉	eared							
bit 7-5	Unimplemer	nted: Read as	'O'							
bit 4-0	-		ource Selection	n bits						
	11111 = Re s	served. No cha	nnel connecte	d.						
	•									
	•									
	• 10100 = Reserved. No channel connected.									
	10011 = MSSP2 SDO									
	10010 = MSSP1 SDO									
	10001 = EUSART TX/CK output									
	10000 = EUSART DT output 01111 = CLC4 output									
	01111 = CLC3 output									
	01101 = CLC2 output									
	01100 = CLC1 output									
		(Comparator 2								
	01010 = C1 01001 = NC	(Comparator 1) output							
	01001 – NC									
	00111 = PWM6 output									
	00110 = CCP5 output (PWM Output mode only)									
	00101 = CCP4 output (PWM Output mode only)									
	00100 = CCP3 output (PWM Output mode only)									
	00011 = CCP2 output (PWM Output mode only)									
			M Output mod							
	00001 = MD 00000 = MD		nu register is m	nodulation sour	ce					

REGISTER 26-3: MDSRC: MODULATION SOURCE CONTROL REGISTER

					-					
U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
	—	—		MDCHS<3:0> ⁽¹⁾						
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets			
'1' = Bit is set	•	'0' = Bit is clea	ared							
bit 7-4	Unimplomon	ted: Read as '	∩ '							
	•									
bit 3-0			ta High Carri	er Selection bit	s (')					
	1111 = LC4									
	1110 = LC3									
	1101 = LC2_out 1100 = LC1 out									
	100 = LC1_0ut 1011 = NCO output									
	1010 = PWN	•								
	1001 = PWN	-								
		5 output (PWN	1 Output mod	le only)						
	0111 = CCP4 output (PWM Output mode only) 0110 = CCP3 output (PWM Output mode only)									
	0101 = CCP2 output (PWM Output mode only)									
	0100 = CCP1 output (PWM Output mode only)									
		rence clock mo								
	0010 = HFIN		C							
	0001 = Fost	C								
	0000 = Pin s	selected by MD	CARHPPS							

REGISTER 26-4: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	_	_		MDCLS	S<3:0> ⁽¹⁾	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is und	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set '0' = Bit is cleared							
bit 7-4	Unimplemen	ted: Read as '	0'				
bit 3-0	MDCLS<3:0>	Modulator Da	ta High Carri	er Selection bits	_s (1)		
	1111 = LC4				-		
	1110 = LC3						
	1101 = LC2	_out					
	1100 = LC1	_out					
	1011 = NCC) output					
	1010 = PWN						
	1001 = PWN						
		25 output (PWN					
		P4 output (PWN	•	• /			
		P3 output (PWN					
		P2 output (PWN					
		P1 output (PWN					
	0011 = Rele 0010 = HFI	erence clock mo	oulle signal (ULKK)			
	0010 - HFI						
		selected by MD	CARL PPS				

REGISTER 26-5: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	185
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	198
INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	187
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	199
MDCON0	MDEN	_	MDOUT	MDOPOL	_	_	_	MDBIT	357
MDCON1	_		MDCHPOL	MDCHSYNC		_	MDCLPOL	MDCLSYNC	358
MDSRC	_	_	—			MDMS<4:0>	>	•	359
MDCARH		_	—	—		MDC	HS<3:0>		360
MDCARL		_		—		MDC	CLS<3:0>		361
MDCARLPPS	_	_	—		ME	CARLPPS<	4:0>		210
MDCARHPPS	_		—		MD	CARHPPS<	:4:0>		210
MDSRCPPS	_		—		M	DSRCPPS<4	4:0>		210
RxyPPS		_				RxyPPS<4:0)>		211
SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	187
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	199
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	184
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	197

TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

27.0 TIMER0 MODULE

The Timer0 module is an 8/16-bit timer/counter with the following features:

- 16-bit timer/counter
- · 8-bit timer/counter with programmable period
- Synchronous or asynchronous operation
- · Selectable clock sources
- Programmable prescaler (independent of Watchdog Timer)
- Programmable postscaler
- Operation during Sleep mode
- · Interrupt on match or overflow
- Output on I/O pin (via PPS) or to other peripherals

27.1 Timer0 Operation

Timer0 can operate as either an 8-bit timer/counter or a 16-bit timer/counter. The mode is selected with the T016BIT bit of the T0CON register.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or a counter and increments on every rising edge of the external source.

27.1.1 16-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

27.1.1.1 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is neither directly readable nor writable (see Figure 27-1). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte was valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

27.1.2 8-BIT MODE

In normal operation, TMR0 increments on the rising edge of the clock source. A 15-bit prescaler on the clock input gives several prescale options (see prescaler control bits, T0CKPS<3:0> in the T0CON1 register).

The value of TMR0L is compared to that of the Period buffer, a copy of TMR0H, on each clock cycle. When the two values match, the following events happen:

- TMR0_out goes high for one prescaled clock period
- TMR0L is reset
- The contents of TMR0H are copied to the period buffer

In 8-bit mode, the TMR0L and TMR0H registers are both directly readable and writable. The TMR0L register is cleared on any device Reset, while the TMR0H register initializes at FFh.

Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR0L register
- A write to either the T0CON0 or T0CON1 registers
- <u>Any device Reset Power-on Reset (POR),</u> <u>MCLR Reset, Watchdog Timer Reset (WDTR) or</u>
- Brown-out Reset (BOR)

27.1.3 COUNTER MODE

In Counter mode, the prescaler is normally disabled by setting the T0CKPS bits of the T0CON1 register to '0000'. Each rising edge of the clock input (or the output of the prescaler if the prescaler is used) increments the counter by '1'.

27.1.4 TIMER MODE

In Timer mode, the Timer0 module will increment every instruction cycle as long as there is a valid clock signal and the T0CKPS bits of the T0CON1 register (Register 27-2) are set to '0000'. When a prescaler is added, the timer will increment at the rate based on the prescaler value.

27.1.5 ASYNCHRONOUS MODE

When the T0ASYNC bit of the T0CON1 register is set (T0ASYNC = '1'), the counter increments with each rising edge of the input source (or output of the prescaler, if used). Asynchronous mode allows the counter to continue operation during Sleep mode provided that the clock also continues to operate during Sleep.

27.1.6 SYNCHRONOUS MODE

When the T0ASYNC bit of the T0CON1 register is clear (T0ASYNC = 0), the counter clock is synchronized to the system oscillator (Fosc/4). When operating in Synchronous mode, the counter clock frequency cannot exceed Fosc/4.

27.2 Clock Source Selection

The T0CS<2:0> bits of the T0CON1 register are used to select the clock source for Timer0. Register 27-2 displays the clock source selections.

27.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, Timer0 operates as a timer and will increment on multiples of the clock source, as determined by the Timer0 prescaler.

27.2.2 EXTERNAL CLOCK SOURCE

When an external clock source is selected, Timer0 can operate as either a timer or a counter. Timer0 will increment on multiples of the rising edge of the external clock source, as determined by the Timer0 prescaler.

27.3 Programmable Prescaler

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMR0L register or the T0CON1 register.

27.4 Programmable Postscaler

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS<3:0> bits of the TOCON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register or the T0CON0 register.

27.5 Operation during Sleep

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

27.6 Timer0 Interrupts

The Timer0 interrupt flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from 'FFFFh'


When the postscaler bits (T0OUTPS<3:0>) are set to 1:1 operation (no division), the T0IF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every T0OUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = 1), the CPU will be interrupted and the device may wake from sleep (see Section 27.2, Clock Source Selection for more details).

27.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see Section 13.0 "Peripheral Pin Select (PPS) Module" for additional information). The Timer0 output can also be used by other peripherals, such as the Auto-conversion Trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 output bit (T0OUT) of the T0CON0 register (Register 27-1).

TMR0_out will be one postscaled clock period when a match occurs between TMR0L and TMR0H in 8-bit mode, or when TMR0 rolls over in 16-bit mode. The Timer0 output is a 50% duty cycle that toggles on each TMR0_out rising clock edge.



R/W-0/0	U-0	R-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
T0EN		TOOUT	T016BIT		TOOUTI	PS<3:0>	
bit 7			•				bit (
Legend:							
R = Readable		W = Writable		-	nented bit, read		
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set	t	'0' = Bit is cle	ared				
bit 7	TOEN: TMR0	lenable bit	and operating				
				, vest power moo	le		
bit 6		nted: Read as					
bit 5	-	0 Output bit (re					
SIL O	TMR0 output		Suu only				
bit 4	T016BIT: TM	R0 Operating	as 16-bit Time	r Select bit			
		a 16-bit timer					
	0 = TMR0 is a	an 8-bit timer					
bit 3-0			put postscaler	(divider) select	t bits		
	1111 = 1:16						
	1110 = 1:15 1101 = 1:14						
	1101 = 1.14 1100 = 1:13						
	1011 = 1:12						
	1010 = 1:11						
	1001 = 1:10	Postscaler					
	1000 = 1:9 P						
	0111 = 1:8 P						
	0110 = 1 :7 P						
	0101 = 1:6 P						
	0100 = 1:5 P						
	0011 = 1:4 P 0010 = 1:3 P						
	0010 = 1:3 P 0001 = 1:2 P						
	0001 - 1.2 F	USISUAIEI					

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	T0CS<2:0>		T0ASYNC		T0CKP	S<3:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7-5	111 = Reser 110 = LC1_c 101 = SOSC 100 = LFINT 011 = HFINT 010 = Fosc/	out COSC FOSC 4 IPPS (Inverted)		pits			
bit 4	1 = The input	TMR0 Input Asy ut to the TMR0 t to the TMR0 o	counter is not	synchronized to		5	
bit 3-0	TOCKPS<3: 1111 = 1:32 1110 = 1:16 1101 = 1:81 1100 = 1:40 1011 = 1:20 1010 = 1:10 1001 = 1:51 1000 = 1:25 0111 = 1:12 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:2 0000 = 1:1	384 92 96 48 24 2 6 8	ate Select bit				

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TMR0L	Holding Regi	ster for the Le	ast Significa	nt Byte of the 1	t Byte of the 16-bit TMR0 Register				
TMR0H	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register							363*	
T0CON0	T0EN	_	TOOUT	T016BIT		T0OUTPS	<3:0>		366
T0CON1		T0CS<2:0>		T0ASYNC	T0ASYNC T0CKPS<3:0>				
TOCKIPPS	—	—	—	— T0CKIPPS<3:0>					210
TMR0PPS	—	_	_		TMR	0PPS<4:0>			210
ADACT	—	_	_		ADA	ACT<4:0>			320
CLCxSELy	—	_	_		LCx	DyS<4:0>			290
T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—	379
INTCON	GIE	PEIE	_	—	_	—	—	INTEDG	115
PIR0	—	—	TMR0IF	IOCIF	_	—	—	INTF	125
PIE0	—	_	TMR0IE	IOCIE	—	—	—	INTE	116

TABLE 27-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Legend: - = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module. *

Page with Register information.

28.0 TIMER1/3/5 MODULE WITH GATE CONTROL

The Timer1/3/5 modules are 16-bit timer/counters with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- Selectable Gate Source Polarity
- Gate Toggle mode
- Gate Single-Pulse mode
- · Gate Value Status
- · Gate Event Interrupt


Figure 28-1 is a block diagram of the Timer1 module.

This device has three instances of Timer1 type modules. They include:

- Timer1
- Timer3
- Timer5

All references to Timer1 and Timer1 Gate apply equally to Timer3 and Timer5.

FIGURE 28-1: TIMER1 BLOCK DIAGRAM



28.1 Timer1 Operation

The Timer1 modules are 16-bit incrementing counters which are accessed through the TMR1H:TMR1L register pairs. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

The timer is enabled by configuring the TMR1ON and GE bits in the T1CON and T1GCON registers, respectively. Table 28-1 displays the Timer1 enable selections.

TABLE 28-1: TIMER1 ENABLE SELECTIONS

GEEEGHIOHO								
TMR10N	TMR1GE	Timer1 Operation						
1	1	Count Enabled						
1	0	Always On						
0	1	Off						
0	0	Off						

28.2 Clock Source Selection

The T1CLK register is used to select the clock source for the timer. Register 28-3 shows the possible clock sources that may be selected to make the timer increment.

28.2.1 INTERNAL CLOCK SOURCE

When the internal clock source Fosc is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the respective Timer1 prescaler.

When the Fosc internal clock source is selected, the timer register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the TMR1H:TMR1L value. To utilize the full resolution of the timer in this mode, an asynchronous input signal must be used to gate the timer clock input.

Out of the total timer gate signal sources, the following subset of sources can be asynchronous and may be useful for this purpose:

- CLC4 output
- CLC3 output
- CLC2 output
- CLC1 output
- Zero-Cross Detect output
- Comparator2 output
- Comparator1 output
- TxG PPS remappable input pin

28.2.2 EXTERNAL CLOCK SOURCE

When the timer is enabled and the external clock input source (ex: T1CKI PPS remappable input) is selected as the clock source, the timer will increment on the rising edge of the external clock input.

When using an external clock source, the timer can be configured to run synchronously or asynchronously, as described in Section 28.6 "Timer Operation in Asynchronous Counter Mode".

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used connected to the SOSCI/SOSCO pins.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	 The timer is first enabled after POR
	 Firmware writes to TMR1H or TMR1L
	 The timer is disabled
	• The timer is re-enabled (e.g.,
	TMR1ON>1) when the T1CKI sig- nal is currently logic low.

28.3 Timer Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

28.4 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits at once to both the high and low bytes of Timer1. The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

28.5 Secondary Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is designed to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the SOSCEN bit of the OSCEN register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, SOSCEN should be set and a suitable delay observed prior to using Timer1 with the SOSC source. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

28.6 Timer Operation in Asynchronous Counter Mode

If the control bit SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 28.6.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

28.6.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

28.7 Timer Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using the time gate circuitry. This is also referred to as Timer Gate Enable.

The timer gate can also be driven by multiple selectable sources.

28.7.1 TIMER GATE ENABLE

The Timer Gate Enable mode is enabled by setting the GE bit of the T1GCON register. The polarity of the Timer Gate Enable mode is configured using the GPOL bit of the T1GCON register.

When Timer Gate Enable mode is enabled, the timer will increment on the rising edge of the Timer1 clock source. When Timer Gate Enable mode is disabled, no incrementing will occur and the timer will hold the current count. See Figure 28-3 for timing details.

TABLE 28-2: TIMER GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer Operation		
\uparrow	1	1	Counts		
\uparrow	1	0	Holds Count		
1	0	1	Holds Count		
1	0	0	Counts		

28.7.2 TIMER GATE SOURCE SELECTION

One of the several different external or internal signal sources may be chosen to gate the timer and allow the timer to increment. The gate input signal source can be selected based on the T1GATE register setting. See the T1GATE register (Register 28-4) description for a complete list of the available gate sources. The polarity for each available source is also selectable. Polarity selection is controlled by the GPOL bit of the T1GCON register.

28.7.2.1 T1G Pin Gate Operation

The T1G pin is one source for the timer gate control. It can be used to supply an external source to the time gate circuitry.

28.7.2.2 Timer0 Overflow Gate Operation

When Timer0 overflows, or a period register match condition occurs (in 8-bit mode), a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

28.7.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for the timer gate control. The Comparator 1 output can be synchronized to the timer clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

28.7.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for the timer gate control. The Comparator 2 output can be synchronized to the timer clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

28.7.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a timer gate signal, as opposed to the duration of a single level pulse.

The timer gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 28-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the GTM bit of the T1GCON register. When the GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

28.7.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the GSPM bit in the T1GCON register. Next, the GGO/DONE bit in the T1GCON register must be set. The timer will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment the timer until the GGO/DONE bit is once again set in software. See Figure 28-5 for timing details.

If the Single-Pulse Gate mode is disabled by clearing the GSPM bit in the T1GCON register, the GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the timer gate source to be measured. See Figure 28-6 for timing details.

28.7.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the GVAL bit in the T1GCON register. The GVAL bit is valid even when the timer gate is not enabled (GE bit is cleared).

28.7.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR5 register will be set. If the TMR1GIE bit in the PIE5 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the timer gate is not enabled (TMR1GE bit is cleared).

28.8 Timer1 Interrupts

The timer register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When the timer rolls over, the respective timer interrupt flag bit of the PIR4 register is set. To enable the interrupt on rollover, you must set these bits:

- ON bit of the T1CON register
- TMR1IE bit of the PIE4 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: To avoid immediate interrupt vectoring, the TMR1H:TMR1L register pair should be preloaded with a value that is not imminently about to rollover, and the TMR1IF flag should be cleared prior to enabling the timer interrupts.

28.9 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- ON bit of the T1CON register must be set
- · TMR1IE bit of the PIE4 register must be set
- PEIE bit of the INTCON register must be set
- SYNC bit of the T1CON register must be set
- CLK bits of the T1CLK register must be configured
- The timer clock source must be enabled and continue operation during sleep. When the SOSC is used for this purpose, the SOSCEN bit of the OSCEN register must be set.

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Secondary oscillator will continue to operate in Sleep regardless of the SYNC bit setting.

28.10 CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPRxH:CCPRxL register pair on a configured event.

In Compare mode, an event is triggered when the value CCPRxH:CCPRxL register pair matches the value in the TMR1H:TMR1L register pair. This event can be an Auto-conversion Trigger.

The Timer1 to CCP1/2/3/4/5 mapping is not fixed, and can be assigned on an individual CCP module basis. All of the CCP modules may be configured to share a single Timer1 (or Timer3, or Timer5) resource, or different CCP modules may be configured to use different Timer1 resources. This timer to CCP mapping selection is made in the CCPTMRS0 and CCPTMRS1 registers.

For more information, see Section 30.0 "Capture/Compare/PWM Modules".

28.11 CCP Auto-Conversion Trigger

When any of the CCP's are configured to trigger an auto-conversion, the trigger will clear the TMR1H:TMR1L register pair. This auto-conversion does not cause a timer interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPRxH:CCPRxL register pair becomes the period register for Timer1.

The timer should be synchronized and FOSC/4 should be selected as the clock source in order to utilize the Auto-conversion Trigger. Asynchronous operation of the timer can cause an Auto-conversion Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with an Auto-conversion Trigger from the CCP, the write will take precedence.


For more information, see **Section 30.2.4** "Compare **During Sleep**".

FIGURE 28-2: TIMER1 INCREMENTING EDGE



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 28-3: TIMER1 GATE ENABLE MODE








FIGURE 28-5: TIMER1 GATE SINGLE-PULSE MODE




FIGURE 28-6: TIMER1 GA	TE SINGLE-PULSE AND TOGGLE COMBINED MODE
TMRxGE	
TxGPOL	
TxGSPM	
TxGTM	
DONE Coun	by software Cleared by hardware on falling edge of TxGVAL ting enabled on e of selected source
selected gate source	
тхСКІ	
TxGVAL	
TMRxH:TMRxL N Count	N + 1 N + 2 N + 3 N + 4
TMRxGIF Cleared by s	Set by hardware on Cleared by falling edge of TxGVAL
L	

28.12 Register Definitions: Timer1 Control start here with Memory chapter compare

Long bit name prefixes for the Timer1/3/5 are shown in Table 28-3. Refer to **Section 1.1 "Register and Bit naming conventions**" for more information TABLE 28-3:

PeripheralBit Name PrefixTimer1T1Timer3T3Timer5T5

REGISTER 28-1: TxCON: TIMER1/3/5 CONTROL REGISTER

U-0	U-0	R/W-0/u	R/W-0/u	U-0	R/W-0/u	R/W-0/u	R/W-0/u
—	—	CKPS<1:0>		_	SYNC	RD16	ON
bit 7							bit 0

Legend:			
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unch	nanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7-6	Unimplemer	nted: Read as '0'	
bit 5-4	CKPS<1:0>:	Timer1 Input Clock Prescal	e Select bits
	11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	scale value scale value	
bit 3	Unimplemer	nted: Read as '0'	
bit 2	SYNC: Time	r1 Synchronization Control b	it
	This bit is igr <u>When TMR1</u> 1 = Do not s	<u>CLK = Fosc or Fosc/4</u> nored. The timer uses the int <u>CS<1:0> = (any setting othe</u> synchronize external clock in nized external clock input wi	put
bit 1	RD16: Timer	1 On bit	
1 = All 16 bits of Timer1 can be read sin0 = 16-bit reads of Timer1 are disabled			
bit 0 ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 and clears Timer1 gate			e flip-flop

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	U-0	U-0	
GE	GPOL	GTM	GSPM	GGO/ DONE	GVAL	—	_	
bit 7				•			bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	vare		
bit 7	$\frac{\text{If ON} = 0}{\text{This bit is ignormalized}}$ $\frac{\text{If ON} = 1}{1 = \text{Timer1 control}}$			ïmer1 gate fund	tion			
bit 6	GPOL: Timer 1 = Timer1 g	1 Gate Polarity ate is active-hi	[,] bit gh (Timer1 co	unts when gate ints when gate i				
bit 5	1 = Timer1 G 0 = Timer1 G	Gate Toggle M ate Toggle mo ate Toggle mo ip-flop toggles	de is enabled de is disabled	and toggle flip- g edge.	flop is cleared			
bit 4	1 = Timer1 G	1 Gate Single- ate Single-Pul ate Single-Pul	se mode is en	abled and is co	ntrolling Timer ²	l gate		
bit 3	 GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when GSPM is cleared 							
bit 2	GVAL: Timer1 Gate Value Status bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L Unaffected by Timer1 Gate Enable (GE)							
bit 1-0	Unimplemen	ted: Read as '	0'					

REGISTER 28-2: TxGCON: TIMER1/3/5 GATE CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_		_	_		CS<	<3:0>	
bit 7							bit C
Legend:							
R = Reada	ble bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is u	nchanged	x = Bit is unknown		-n/n = Value a	at POR and BC	OR/Value at all	other Resets
'1' = Bit is s	set	'0' = Bit is clea	red				
L:1 7 4	l lucius un la un	antad: Daad as 'o	3				
bit 7-4	-	ented: Read as '0					
bit 3-0		>: Timer1/3/5 Cloc	k Select bits	i			
	1111 = LC						
	1110 = LC						
	1101 = LC						
	1100 = LC						
		IR5 overflow outpu					
		IR3 overflow outpu IR1 overflow outpu					
		IR0 overflow output					
		KR output clock	JL				
	0111 = OL 0110 = So						
	0110 = O O						
	0101 = 101 0100 = LF						
	0011 = HF						
	0010 = Fo						
	0001 = Fo						
	0000 = Tx0						
Note 1:	For Timer1. this	bit is Reserved.					
		bit is Reserved.					
		bit is Reserved.					
ν.							

REGISTER 28-3: TxCLK TIMER1/3/5 CLOCK SELECT REGISTER

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_	_	_			GSS<4:0>		
bit 7		·					bit
Legend:							
R = Reada	ble bit	W = Writable	e bit	-	nented bit, read		
u = Bit is u	nchanged	x = Bit is unl	known	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is :	set	'0' = Bit is cle	eared				
bit 7-5	Unimpleme	ented: Read as	'O'				
bit 4-0	-	Timer1 Gate S					
bit i o	11111 = Re	-					
	•						
	•						
	•						
	11001 = Re 11000 = LC						
	10111 = LC						
	10110 = LC						
	10101 = LC						
	10100 = ZC 10011 = C2						
	$10011 - C_2$ $10010 = C_2$						
	10001 = DI						
	10000 = P\	_					
	01111 = P\						
	01110 = CO 01101 = CO						
	01101 - C(0)						
	01011 = C						
	01010 = CO						
	01001 = SN						
	01000 = SN		J				
		/IR6_postscaled /IR5 overflow of					
		/IR4 postscaled					
		/IR3 overflow ou					
	00011 = TN	/IR2_postscaled	t				
		/IR1 overflow ou	-				
	00001 = 100000 = T100000 = T1000000 = T10000000000	/IR0 overflow ou	utput				
	For Timer1, this						
	For Timer3, this						
3:	For Timer5, this	bit is Reserved					

REGISTER 28-4: TxGATE TIMER1/3/5 GATE SELECT REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	_	_	_	_	INTEDG	115
PIR4	—	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	115
PIE4	_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	117
T1CON	—	—	CKPS	<5:4>	—	SYNC	RD16	ON	378
T1GCON	GE	GPOL	GTM	GSPM	GGO/ DONE	GVAL	_	_	379
T1GATE	—	—	_		1	GSS<4:0>			381
T1CLK	_	—	_	—		CS	<3:0>		380
TMR1L	Holding Reg	ister for the L	east Significar	t Byte of the 1	6-bit TMR1 R	legister			369*
TMR1H	Holding Reg	ister for the N	lost Significan	t Byte of the 1	6-bit TMR1 R	egister			369*
T1CKIPPS	—	—	—		Т	1CKIPPS<4:	0>		210
T1GPPS	_	_	_			T1GPPS<4:0	>		210
T3CON	_	_	CKPS	\$<5:4>	_	SYNC	RD16	ON	378
T3GCON	GE	GPOL	GTM	GSPM	GGO/ DONE	GVAL	_	—	379
T3GATE	—	—	—		GSS<4:0>				381
T3CLK	_	_	_	_	— CS<3:0>				380
TMR3L	Holding Reg	ister for the L	east Significar	t Byte of the 1	6-bit TMR3 R	legister			369*
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register						369*		
T3CKIPPS	—	—	—		T3CKIPPS<4:0>			210	
T3GPPS	—	—	—			T3GPPS<4:0	>		210
T5CON	—	—	CKPS	<5:4>	—	SYNC	RD16	ON	378
T5GCON	GE	GPOL	GTM	GSPM	GGO/ DONE	GVAL	_	_	379
T5GATE	—	—	—			GSS<4:0>			381
T5CLK	_		_	—		CS•	<3:0>		380
TMR5L	Holding Reg	ister for the L	east Significar	t Byte of the 1	6-bit TMR5 R	legister			369*
TMR5H	Holding Reg	ister for the N	lost Significan	t Byte of the 1	6-bit TMR5 R	egister			369*
T5CKIPPS	—	—	—		Т	5CKIPPS<4:	0>		210
T5GPPS	_		_			T5GPPS<4:0	>		210
T0CON0	T0EN	—	TOOUT	T016BIT				366	
CMxCON0	CxON	CxOUT	—	CxPOL	—	CxSP	CxHYS	CxSYNC	240
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	EL<1:0>	414
CCPTMRS1	—	—	P7TSE	L<1:0>	P6TSE	L<1:0>	C5TSE	EL<1:0>	414
CCPxCON	CCPxEN	—	CCPxOUT	CCPxFMT		CCPxMC	DDE<3:0>		411
CLCxSELy	—	—	_	LCxDyS<4:0>				290	
ADACT		_	_	ADACT<4:0>				320	

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the Timer1 modules.

* Page with register information.

29.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- 8-bit timer register
- 8-bit period register
- Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- Selectable synchronous/asynchronous operation
- Alternate clock sources
- · Interrupt-on-period

- · Three modes of operation:
 - Free Running Period
 - One-shot
 - Monostable

See Figure 29-1 for a block diagram of Timer2. See Figure 29-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4, and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to T2PR apply as well to T4PR and T6PR.





FIGURE 29-1: TIMER2 BLOCK DIAGRAM

FIGURE 29-2: TIMER2 CLOCK SOURCE BLOCK DIAGRAM



29.1 Timer2 Operation

Timer2 operates in three major modes:

- Free Running Period
- One-shot
- Monostable

Within each mode there are several options for starting, stopping, and reset. Table 29-1 lists the options.

In all modes, the TMR2 count register is incremented on the rising edge of the clock signal from the programmable prescaler. When TMR2 equals T2PR, a high level is output to the postscaler counter. TMR2 is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a TMR2 count Reset. In Gate modes the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes the TMR2 count is reset on either the level or edge from the external source.

The TMR2 register is directly readable and writable. The TMR2 register is cleared on any device Reset. The T2PR register is double-buffered and initializes to 0xFF on any device Reset. The SFR is directly readable and writable, but the actual period buffer is only updated with the SFR value when the following events occur:

- · a write to the TMR2 register
- a write to the T2CON register
- · a write to the T2HLT register
- TMR2 = T2PR and the prescaler is full
- · External Reset Source even that resets the timer.

Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset
- External Reset Source event that resets the timer.

Note: TMR2 is not cleared when T2CON is written.

29.1.1 FREE RUNNING PERIOD MODE

The value of TMR2 is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of TMR2 to 00h on the next cycle and increments the output postscaler counter. When the postscaler count equals the value in the OUTPS<4:0> bits of the TMRxCON1 register then a one clock period wide pulse occurs on the TMR2_postscaled output, and the postscaler count is cleared.

29.1.2 ONE-SHOT MODE

The One-Shot mode is identical to the Free Running Period mode except that the ON bit is cleared and the timer is stopped when TMR2 matches T2PR and will not restart until the T2ON bit is cycled off and on. Postscaler OUTPS<4:0> values other than 0 are meaningless in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

29.1.3 MONOSTABLE MODE

Monostable modes are similar to One-Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.

29.2 Timer2 Output

The Timer2 module's primary output is TMR2_postscaled, which pulses for a single TMR2_clk period when the postscaler counter matches the value in the OUTPS bits of the TMR2CON register. The T2PR postscaler is incremented each time the TMR2 value matches the T2PR value. This signal can be selected as an input to several other input modules:

- The ADC module, as an Auto-conversion Trigger
- · CWG, as an auto-shutdown source
- · Memory Scanner, as a trigger to begin a scan
- Timer 1/3/5, as a gate input
- Timer 2/4/6, as an external reset signal
- · SMT, as both a window and signal input

In addition, the Timer2 is also used by the CCP module for pulse generation in PWM mode. Both the actual TMR2 value as well as other internal signals are sent to the CCP module to properly clock both the period and pulse width of the PWM signal. See Section 30.0 "Capture/Compare/PWM Modules" for more details on setting up Timer2 for use with the CCP, as well as the timing diagrams in Section 29.5 "Operation Examples" for examples of how the varying Timer2 modes affect CCP PWM output.

29.3 External Reset Sources

In addition to the clock source, the Timer2 also takes in an external Reset source. This external Reset source is selected for Timer2, Timer4, and Timer6 with the T2RST, T4RST, and T6RST registers, respectively. This source can control starting and stopping of the timer, as well as resetting the timer, depending on which mode the timer is in. The mode of the timer is controlled by the MODE<4:0> bits of the TMRxHLT register. Edge-Triggered modes require six Timer clock periods between external triggers. Level-Triggered modes require the triggering level to be at least three Timer clock periods long. External triggers are ignored while in Debug Freeze mode.

TABLE 29-1: TIMER2 OPERATING MODES

Mada	MODE<4:0>		Output	On creation	Timer Control			
Mode	<4:3>	<2:0>	Operation	Operation	Start	Reset	Stop	
		000	Period Pulse	Software gate (Figure 29-4)	ON = 1	_	ON = 0	
		001		Hardware gate, active-high (Figure 29-5)	ON = 1 and TMRx_ers = 1	_	ON = 0 or TMRx_ers = 0	
		010		Hardware gate, active-low	ON = 1 and TMRx_ers = 0	_	ON = 0 or TMRx_ers = 1	
Free		011		Rising or falling edge Reset	-	TMRx_ers	ON = 0	
Running Period	00	100	Period	Rising edge Reset (Figure 29-6)		TMRx_ers ↑		
		101	Pulse	Falling edge Reset		TMRx_ers ↓		
		110	with Hardware	Low level Reset	ON = 1	TMRx_ers = 0	ON = 0 or TMRx_ers = 0	
		111	Reset	High level Reset (Figure 29-7)	-	TMRx_ers = 1	ON = 0 or TMRx_ers = 1	
		000	One-shot	Software start (Figure 29-8)	ON = 1	_		
		001	Edge triggered start	Rising edge start (Figure 29-9)	ON = 1 and TMRx_ers ↑	_	ON = 0 or Next clock after TMRx = PRx (Note 2)	
	01	010		Falling edge start	ON = 1 and TMRx_ers ↓	_		
		011	(Note 1)	Any edge start	ON = 1 and TMRx_ers	_		
One-shot		100	Edge triggered start and hardware Reset	Rising edge start and Rising edge Reset (Figure 29-10)	ON = 1 and TMRx_ers ↑	TMRx_ers ↑		
		101		Falling edge start and Falling edge Reset	ON = 1 and TMRx_ers ↓	TMRx_ers ↓		
		110		Rising edge start and Low level Reset (Figure 29-11)	ON = 1 and TMRx_ers ↑	TMRx_ers = 0		
		111	(Note 1)	Falling edge start and High level Reset	ON = 1 and TMRx_ers ↓	TMRx_ers = 1		
		000		Rese	rved			
		001	Edge triggered start	Rising edge start (Figure 29-12)	ON = 1 and TMRx_ers ↑	_	ON = 0 or	
Mono-stable		010		Falling edge start	ON = 1 and TMRx_ers ↓	_	Next clock after	
		011	(Note 1)	Any edge start	ON = 1 and TMRx_ers	_	TMRx = PRx (Note 3)	
Reserved	10	100	Reserved					
Reserved		101		Rese				
		110	triggered	High level start and Low level Reset (Figure 29-13)	ON = 1 and TMRx_ers = 1	TMRx_ers = 0	ON = 0 or	
One-shot		111	start and hardware Reset	Low level start & High level Reset	ON = 1 and TMRx_ers = 0	TMRx_ers = 1	Held in Reset (Note 2)	
Reserved	11	XXX		Rese	rved			

Note 1: If ON = 0 then an edge is required to restart the timer after ON = 1.

2: When TMRx = PRx then the next clock clears ON and stops TMRx at 00h.

3: When TMRx = PRx then the next clock stops TMRx at 00h but does not clear ON.

29.4 Timer2 Interrupt

Timer2 can also generate a device interrupt. The interrupt is generated when the postscaler counter matches one of 16 postscale options (from 1:1 through 1:16), which are selected with the postscaler control bits, OUTPS<3:0> of the T2CON register. The interrupt is enabled by setting the TMR2IE interrupt enable bit of the PIE4 register. Interrupt timing is illustrated in Figure 29-3.

FIGURE 29-3: TIMER2 PRESCALER, POSTSCALER, AND INTERRUPT TIMING DIAGRAM

	Rev. 10.00005A 47/2016
CKPS	0b010
PRx	1
OUTPS	0b0001
TMRx_clk	
TMRx	
TMRx_postscaled	
TMRxIF	(1) (2) (1)
Note 1: 2:	Synchronization may take as many as 2 instruction cycles

29.5 Operation Examples


Unless otherwise specified, the following notes apply to the following timing diagrams:

- Both the prescaler and postscaler are set to 1:1 (both the CKPS and OUTPS bits in the TxCON register are cleared).
- The diagrams illustrate any clock except Fosc/4 and show clock-sync delays of at least two full cycles for both ON and Timer2_ers. When using Fosc/4, the clock-sync delay is at least one instruction period for Timer2_ers; ON applies in the next instruction period.
- The PWM Duty Cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module as described in Section 30.0 "Capture/Compare/PWM Modules". The signals are not a part of the Timer2 module.

29.5.1 SOFTWARE GATE MODE

This mode corresponds to legacy Timer2 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 29-4. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.





29.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the TMRx_ers external signal can also gate the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 29-5 illustrates the Hardware Gating mode for MODE<4:0> = 00001 in which a high input level starts the counter.



	Rev. 10.000 1688 500/2014	
MODE	0b00001	
TMRx_clk		
TMRx_ers		
PRx	5	
TMRx	$0 \qquad \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 1 \\ 1$	
TMRx_postscaled		
PWM Duty Cycle PWM Output	3	


29.5.3 EDGE-TRIGGERED HARDWARE LIMIT MODE

In Hardware Limit mode the timer can be reset by the TMRx_ers external signal before the timer reaches the period count. Three types of Resets are possible:

- Reset on rising or falling edge (MODE<4:0>= 00011)
- Reset on rising edge (MODE<4:0> = 00100)
- Reset on falling edge (MODE<4:0> = 00101)

When the timer is used in conjunction with the CCP in PWM mode then an early Reset shortens the period and restarts the PWM pulse after a two clock delay. Refer to Figure 29-6.

FIGURE 29-6: EDGE-TRIGGERED HARDWARE LIMIT MODE TIMING DIAGRAM (MODE = 00100)




29.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the Level-Triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMRx_ers, as shown in Figure 29-7. Selecting MODE<4:0> = 00110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx_ers = 1. ON is controlled by BSF and BCF instructions. When ON = 0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.






29.5.5 SOFTWARE START ONE-SHOT MODE

In One-Shot mode the timer resets and the ON bit is cleared when the timer value matches the PRx period value. The ON bit must be set by software to start another timer cycle. Setting MODE<4:0> = 01000 selects One-Shot mode which is illustrated in Figure 29-8. In the example, ON is controlled by BSF and BCF instructions. In the first case, a BSF instruction sets ON and the counter runs to completion and clears ON. In the second case, a BSF instruction starts the cycle, BCF/BSF instructions turn the counter off and on during the cycle, and then it runs to completion.

When One-Shot mode is used in conjunction with the CCP PWM operation the PWM pulse drive starts concurrent with setting the ON bit. Clearing the ON bit while the PWM drive is active will extend the PWM drive. The PWM drive will terminate when the timer value matches the CCPRx pulse width value. The PWM drive will remain off until software sets the ON bit to start another cycle. If software clears the ON bit after the CCPRx match but before the PRx match then the PWM drive will be extended by the length of time the ON bit remains cleared. Another timing cycle can only be initiated by setting the ON bit after it has been cleared by a PRx period count match.

FIGURE 29-8: SOFTWARE START ONE-SHOT MODE TIMING DIAGRAM (MODE = 01000)



29.5.6 EDGE-TRIGGERED ONE-SHOT MODE

The Edge-Triggered One-Shot modes start the timer on an edge from the external signal input, after the ON bit is set, and clear the ON bit when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 01001)
- Falling edge (MODE<4:0> = 01010)
- Rising or Falling edge (MODE<4:0> = 01011)

If the timer is halted by clearing the ON bit then another TMRx_ers edge is required after the ON bit is set to resume counting. Figure 29-9 illustrates operation in the rising edge One-Shot mode.

When Edge-Triggered One-Shot mode is used in conjunction with the CCP then the edge-trigger will activate the PWM drive and the PWM drive will deactivate when the timer matches the CCPRx pulse width value and stay deactivated when the timer halts at the PRx period count match.

FIGURE 29-9: EDGE-TRIGGERED ONE-SHOT MODE TIMING DIAGRAM (MODE = 01001)

		Rev. 10-000200B 5/19/2016
MODE	0b01001	
TMRx_clk		
PRx	5	
Instruction ⁽¹⁾ -	(BSF) (BCF)	
ON		
TMRx_ers		
TMRx	$0 \qquad \left(\begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ \end{array} \right) \qquad 0 \qquad \left(\begin{array}{c} 1 \\ 1 \\ \end{array} \right)$	2
CCP_pset		
TMRx_postscaled		
PWM Duty Cycle	3	
PWM Output		
	BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CF et or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.	

29.5.7 EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE


In Edge-Triggered Hardware Limit One-Shot modes the timer starts on the first external signal edge after the ON bit is set and resets on all subsequent edges. Only the first edge after the ON bit is set is needed to start the timer. The counter will resume counting automatically two clocks after all subsequent external Reset edges. Edge triggers are as follows:

- Rising edge start and Reset (MODE<4:0> = 01100)
- Falling edge start and Reset (MODE<4:0> = 01101)

The timer resets and clears the ON bit when the timer value matches the PRx period value. External signal edges will have no effect until after software sets the ON bit. Figure 29-10 illustrates the rising edge hardware limit one-shot operation.

When this mode is used in conjunction with the CCP then the first starting edge trigger, and all subsequent Reset edges, will activate the PWM drive. The PWM drive will deactivate when the timer matches the CCPRx pulse-width value and stay deactivated until the timer halts at the PRx period match unless an external signal edge resets the timer before the match occurs.

FIGURE 29-10: EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 01100)



29.5.8 LEVEL RESET, EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES


In Level -Triggered One-Shot mode the timer count is reset on the external signal level and starts counting on the rising/falling edge of the transition from Reset level to the active level while the ON bit is set. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 01110)
- High Reset level (MODE<4:0> = 01111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control a new external signal edge is required after the ON bit is set to start the counter.

When Level-Triggered Reset One-Shot mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external signal edge that starts the timer. The PWM drive goes inactive when the timer count equals the CCPRx pulse width count. The PWM drive does not go active when the timer count clears at the PRx period count match.

FIGURE 29-11: LOW LEVEL RESET, EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 01110)



29.5.9 EDGE-TRIGGERED MONOSTABLE MODES

The Edge-Triggered Monostable modes start the timer on an edge from the external Reset signal input, after the ON bit is set, and stop incrementing the timer when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 10001)
- Falling edge (MODE<4:0> = 10010)

FIGURE 29-12:

• Rising or Falling edge (MODE<4:0> = 10011)

When an Edge-Triggered Monostable mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external Reset signal edge that starts the timer, but will not go active when the timer matches the PRx value. While the timer is incrementing, additional edges on the external Reset signal will not affect the CCP PWM.

PIC16(L)F18854

Rev. 10-000203A 4/7/2016 MODE 0b10001 TMRx_clk PRx 5 Instruction⁽¹⁾ BSF (BCF) BSF BSF BCF ON TMRx_ers 1 2 3 4 3 5 5 0 2 3 5 TMRx 0 1 2 4 0 1) 4 0 TMRx_postscaled PWM Duty 3 Cycle **PWM Output** Note 1: BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

RISING EDGE-TRIGGERED MONOSTABLE MODE TIMING DIAGRAM (MODE = 10001)

29.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level-Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in Reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:


• Low Reset level (MODE<4:0> = 10110)

High Reset level (MODE<4:0> = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

FIGURE 29-13: LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 10110)



29.6 Timer2 Operation During Sleep

When PSYNC = 1, Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and T2PR registers will remain unchanged while processor is in Sleep mode.

When PSYNC = 0, Timer2 will operate in Sleep as long as the clock source selected is also still running. Selecting the LFINTOSC, MFINTOSC, or HFINTOSC oscillator as the timer clock source will keep the selected oscillator running during Sleep.

29.7 Register Definitions: Timer2/4/6 Control

Long bit name prefixes for the Timer2/4/6 peripherals are shown in Table 29-2. Refer to **Section 1.1** "**Register and Bit naming conventions**" for more information TABLE 29-2:

Peripheral	Bit Name Prefix
Timer2	T2
Timer4	T4
Timer6	Т6

REGISTER 29-1: TxCLKCON: TIMER2/4/6 CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	—	—		CS<	3:0>	
bit 7			•	•			bit 0

Legend:			
R = Readable bit W =		W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is un	u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is se	et	'0' = Bit is cleared	
bit 7-4	Unimplomo	nted: Read as '0'	
	•		
bit 3-0		mer2/4/6 Clock Select bits	
	1111 = Res		
	1110 = Res		
	1101 = LC4		
	1100 = LC3	_	
	1011 = LC2	-	
	1010 = LC1		
	1001 = ZC	_ ·	
	1000 = NCC		
	0111 = CLK		
	0110 = Sos		
		NTOSC/16 (31.25 kHz)	
	0100 = LFIN	NTOSC	

- 0011 = HFINTOSC (16 MHz)
- 0010 = Fosc
- 0001 = Fosc/4
- 0000 = TxCKIPPS

R/W/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ON ⁽¹⁾		CKPS<2:0>			OUTP	S<3:0>	
bit 7							bit 0
Legend:							
R = Readable		W = Writable	bit		nented bit, rea		
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardv	vare	
bit 7	ON: Timerx	On hit					
	1 = Timerx						
		is off: all counte	rs and state m	achines are res	set		
bit 6-4		: Timer2-type Cl					
	111 = 1:128	• •					
	110 = 1:64						
	101 = 1:32 I						
	100 = 1:16 I	Prescaler					
	011 = 1:8 P	rescaler					
	010 = 1:4 P						
	001 = 1:2 P						
	000 = 1:1 P	rescaler					
bit 3-0		>: Timerx Outpu	It Postscaler S	Select bits			
	1111 = 1:16						
	1110 = 1:15						
	1101 = 1:14 1100 = 1:13						
	1011 = 1:12						
	1010 = 1:11 Postscaler 1001 = 1:10 Postscaler						
	1000 = 1:9 Postscaler						
	0111 = 1:8 Postscaler						
	0110 = 1:7 Postscaler						
	0101 = 1:6 F	Postscaler					
	0100 = 1:5 F						
	0011 = 1:4 F						
	0010 = 1:3 F						
	0001 = 1:2 F						
	0000 = 1:1 F	osiscaler					

REGISTER 29-2: TxCON: TIMER2/4/6 CONTROL REGISTER

Note 1: In certain modes, the ON bit will be auto-cleared by hardware. See Section 29.5 "Operation Examples".

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PSYNC ^{(1, 2}	²⁾ CKPOL ⁽³⁾	CKSYNC ^(4, 5)			MODE<4:0> ^(6, 7)		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unc	hanged	x = Bit is unknov	vn	-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is se	t	'0' = Bit is cleare	d				
bit 7 PSYNC: Timerx Prescaler Synchronization Enable bit ^(1, 2) 1 = TMRx Prescaler Output is synchronized to Fosc/4 0 = TMRx Prescaler Output is not synchronized to Fosc/4							
bit 6							
bit 5	1 = ON regis	nerx Clock Synchro ster bit is synchroniz ster bit is not synch	zed to TMR2_c	lk input			
bit 4-0	MODE<4:0>: See Table 29-7	Timerx Control Mo 1 <u>.</u>	de Selection bi	_{ts} (6, 7)			
Note 1:	Setting this bit ens	sures that reading T	MRx will return	n a valid value.			
2:	When this bit is '1'	, Timer2 cannot op	erate in Sleep	mode.			
3:	3: CKPOL should not be changed while ON = 1.						
4:	4: Setting this bit ensures glitch-free operation when the ON is enabled or disabled.						
5:	5: When this bit is set then the timer operation will be delayed by two TMRx input clocks after the ON bit is set.						
6:	6: Unless otherwise indicated, all modes start upon ON = 1 and stop upon ON = 0 (stops occur without affecting the value of TMRx).						

REGISTER 29-3: TxHLT: TIMERx HARDWARE LIMIT CONTROL REGISTER

7: When TMRx = PRx, the next clock clears TMRx, regardless of the operating mode.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_				RSEL<4:0>		
bit 7							bit
Levende							
Legend:	1- 1- 14		L 14			1 (0)	
R = Readab		W = Writable		•	nented bit, read		
u = Bit is und	-	x = Bit is unkı		-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7-5	Unimplomo	nted: Read as '	o '				
-	•						
bit 4-0		: Timer2 Externa	al Reset Signa	I Source Select	tion bits		
	11111 = Re	served					
	•						
	•						
	10010 = Re						
	10001 = LC 10000 = LC						
	01111 = LC						
	01110 = LC						
	01101 = ZC						
	01100 = C2	OUT_sync					
	01011 = C1						
	01010 = PV						
	01001 = PV						
	01000 = CC 00111 = CC						
	00110 = CC						
	00101 = CC						
	00100 = CC						
	00011 = TN	IR6_postscaled	3)				
	00010 = TN	IR4_postscaled	2)				
		IR2_postscaled					
	00000 = Pir	n selected by Tx	INPPS				

REGISTER 29-4: TxRST: TIMER2/4/6 EXTERNAL RESET SIGNAL SELECTION REGISTER

Note 1: For Timer2, this bit is Reserved.

- 2: For Timer4, this bit is Reserved.
- 3: For Timer6, this bit is Reserved.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	EN	—	OUT	OUT FMT MODE<3:0>					411
CCP2CON	EN	_	OUT	OUT FMT MODE<3:0>					411
CCPTMRS0	C4TSE	L<1:0>	1:0> C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>				414		
CCPTMRS1	—	—	P7TSE	L<1:0>	P6TSE	L<1:0>	C5TSE	L<1:0>	414
INTCON	GIE	PEIE	—	— — — — INTEDG				115	
PIE1	OSFIE	CSWIE	_			—	ADTIE	ADIE	117
PIR1	OSFIF	CSWIF	—	_	_	_	ADTIF	ADIF	126
T2PR	Timer2 Mod	mer2 Module Period Register						384*	
TMR2	Holding Reg	ister for the 8	ster for the 8-bit TMR2 Register						384*
T2CON	ON		CKPS<2:0> OUTPS<3:0>						400
T2CLKCON	—	—	—	— CS<3:0>				399	
T2RST	_	_	_			RSEL<4:0>			402
T2HLT	PSYNC	CKPOL	CKSYNC	—		MODE	E<3:0>		401
T4PR	Timer4 Mod	ule Period Re	gister						384*
TMR4	Holding Reg	ister for the 8	-bit TMR4 Re	gister					384*
T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		400
T4CLKCON	—	—	_	_	—		CS<3:0>		399
T4RST	_	_	_			RSEL<4:0>			402
T4HLT	PSYNC	CKPOL	CKSYNC	_		MODE	E<3:0>		401
T6PR	Timer6 Mod	ner6 Module Period Register						384*	
TMR6	Holding Register for the 8-bit TMR6 Register						384*		
T6CON	ON		CKPS<2:0> OUTPS<3:0>				400		
T6CLKCON	—	—	_	— — CS<2:0>				399	
T6RST	_	_	_	RSEL<4:0>				402	
T6HLT	PSYNC	CKPOL	CKSYNC	—		MOD	E<3:0>		401

TABLE 29-3: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module. * Page provides register information.

30.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

The Capture/Compare/PWM modules available are shown in Table 30-1.

Device	CCP1	CCP2	CCP3	CCP4	CCP5
PIC16(L)F18854	٠	٠	٠	٠	٠

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
 - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

30.1 Capture Mode

The Capture mode function described in this section is available and identical for all CCP modules.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the capture source, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxMODE<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 30-1 shows a simplified diagram of the capture operation.

30.1.1 CAPTURE SOURCES


In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

The capture source is selected by configuring the CCPxCTS<2:0> bits of the CCPxCAP register. The following sources can be selected:

- CCPxPPS input
- C1OUT_sync
- C2OUT_sync
- IOC_interrupt
- LC1_out
- LC2_out
- LC3_out
- LC4_out

FIGURE 30-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



30.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 28.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1.

30.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIE6 register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIR6 register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock
	(FOSC) should not be used in Capture
	mode. In order for Capture mode to
	recognize the trigger event on the CCPx
	pin, Timer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

30.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxMODE<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 30-1 demonstrates the code to perform this function.

EXAMPLE 30-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEI	CCPxCON	;Set Bank bits to point ;to CCPxCON
CLRF MOVLW	CCPxCON NEW_CAPT_PS	;Turn CCP module off ;Load the W reg with
MOVWF	CCPxCON	<pre>;the new prescaler ;move value and CCP ON ;Load CCPxCON with this ;value</pre>

30.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

30.2 Compare Mode

The Compare mode function described in this section is available and identical for all CCP modules.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- · Toggle the CCPx output
- Set the CCPx output
- Clear the CCPx output
- · Generate an Auto-conversion Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxMODE<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set, and an ADC conversion can be triggered, if selected.

All Compare modes can generate an interrupt and trigger and ADC conversion.

Figure 30-2 shows a simplified diagram of the compare operation.





30.2.1 CCPX PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See Section 13.0 "Peripheral Pin Select (PPS) Module" for more details.

The CCP output can also be used as an input for other peripherals.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

30.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 28.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

30.2.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an Auto-conversion Trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 23.2.6 "Auto-Conversion Trigger"** for more information.

Note:	Removing the match condition by
	changing the contents of the CCPRxH
	and CCPRxL register pair, between the
	clock edge that generates the
	Auto-conversion Trigger and the clock
	edge that generates the Timer1 Reset, will
	preclude the Reset from occurring

30.2.4 COMPARE DURING SLEEP

Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

30.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 30-3 shows a typical waveform of the PWM signal.

30.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- · CCPRxL registers
- CCPxCON registers

Figure 30-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

FIGURE 30-3: CCP PWM OUTPUT SIGNAL





FIGURE 30-4: SIMPLIFIED PWM BLOCK DIAGRAM



30.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- Use the desired output pin RxyPPS control to select CCPx as the source and disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register, and the CCPRxH register with the PWM duty cycle value and configure the CCPxFMT bit of the CCPxCON register to set the proper register alignment.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register. See Note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
 - Enable the Timer by setting the TMR2ON bit of the T2CON register.

- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMR2IF bit of the PIR4 register is set. See Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

30.3.3 CCP/PWM CLOCK SELECTION

The PIC16F18854 allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are up to three 8-bit timers with auto-reload (Timer2/4/6), PWM mode on the CCP and PWM modules can use any of these timers. The CCPTMRS0 and CCPTMRS1 registers is used to select which timer is used.

30.3.4 TIMER2 TIMER RESOURCE

This device has a newer version of the TMR2 module that has many new modes, which allow for greater customization and control of the PWM signals than on older parts. Refer to Section 29.5, Operation Examples for examples of PWM signal generation using the different modes of Timer2. The CCP operation requires that the timer used as the PWM time base has the FOSC/4 clock source selected

30.3.5 PWM PERIOD

The PWM period is specified by the PR2/4/6 register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 30-1.

EQUATION 30-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$$
$$(TMR2 Prescale Value)$$

Note 1: Tosc = 1/Fosc

When TMR2/4/6 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2/4/6 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is transferred from the CCPRxL/H register pair into a 10-bit buffer.

Note:	The Timer postscaler (see Section 29.4
	"Timer2 Interrupt") is not used in the
	determination of the PWM frequency.


30.3.6 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the CCPRxH:CCPRxL register pair. The alignment of the 10-bit value is determined by the CCPRxFMT bit of the CCPxCON register (see Figure 30-5). The CCPRxH:CCPRxL register pair can be written to at any time; however the duty cycle value is not latched into the 10-bit buffer until after a match between PR2 and TMR2.

Equation 30-2 is used to calculate the PWM pulse width.

Equation 30-3 is used to calculate the PWM duty cycle ratio.

FIGURE 30-5: PWM 10-BIT ALIGNMENT



EQUATION 30-2: PULSE WIDTH

Pulse Width = (*CCPRxH:CCPRxL register pair*) •

TOSC • (TMR2 Prescale Value)

EQUATION 30-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxH:CCPRxL register pair)}{4(PR2 + 1)}$

CCPRxH:CCPRxL register pair are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH:CCPRxL register pair, then the CCPx pin is cleared (see Figure 30-4).

30.3.7 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 30-4.

EQUATION 30-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 30-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 30-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

30.3.8 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

30.3.9 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

30.3.10 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

30.4 Register Definitions: CCP Control

Long bit name prefixes for the CCP peripherals are shown in **Section 1.1 "Register and Bit naming conventions"**.

TABLE 30-4:LONG BIT NAMES PREFIXES
FOR CCP PERIPHERALS

Peripheral	Bit Name Prefix
CCP1	CCP1
CCP2	CCP2
CCP3	CCP3
CCP4	CCP4
CCP5	CCP5

REGISTER 30-1: CCPxCON: CCPx CONTROL REGISTER

R/W-0/0	U-0	R-x	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN	—	OUT	FMT		MODE	=<3:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: CCPx Module Enable bit 1 = CCPx is enabled 0 = CCPx is disabled
bit 6	Unimplemented: Read as '0'
bit 5	OUT: CCPx Output Data bit (read-only)
bit 4	FMT: CCPW (Pulse Width) Alignment bit <u>MODE = Capture mode</u> Unused <u>MODE = Compare mode</u> Unused <u>MODE = PWM mode</u> 1 = Left-aligned format 0 = Right-aligned format

REGISTER 30-1: CCPxCON: CCPx CONTROL REGISTER (CONTINUED)

- bit 3-0 MODE<3:0>: CCPx Mode Select bits⁽¹⁾
 - 1111 = PWM mode
 - 1110 = Reserved
 - 1101 = Reserved
 - 1100 = Reserved
 - 1011 = Compare mode: output will pulse 0-1-0; Clears TMR1
 - 1010 = Compare mode: output will pulse 0-1-0
 - 1001 = Compare mode: clear output on compare match
 - 1000 = Compare mode: set output on compare match
 - 0111 = Capture mode: every 16th rising edge of CCPx input
 - 0110 = Capture mode: every 4th rising edge of CCPx input
 - 0101 = Capture mode: every rising edge of CCPx input
 - 0100 = Capture mode: every falling edge of CCPx input
 - 0011 = Capture mode: every edge of CCPx input
 - 0010 = Compare mode: toggle output on match
 - 0001 = Compare mode: toggle output on match; clear TMR1
 - 0000 = Capture/Compare/PWM off (resets CCPx module)
- **Note 1:** All modes will set the CCPxIF bit, and will trigger an ADC conversion if CCPx is selected as the ADC trigger source.

REGISTER 30-2: CCPxCAP: CAPTURE INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/x	R/W-0/x	R/W-0/x
—			—	—		CTS<2:0>	
bit 7							bit 0

Legend:

· J · ·		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 CTS<2:0>: Capture Trigger Input Selection bits

стѕ	CCP1.capture	CCP2.capture	CCP3.capture	CCP4.capture	CCP5.capture			
111		LC4_out						
110	LC3_out							
101	LC2_out							
100	LC1_out							
011	IOC_interrupt							
010	C2OUT							
001	C1OUT							
000	CCP1PPS	CCP2PPS	CCP3PPS	CCP4PPS	CCP5PPS			

REGISTER 30-3: CCPRxL REGISTER: CCPx REGISTER LOW BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | CCPR | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 CCPxMODE = Capture mode CCPRxL<7:0>: Capture value

CCPRxL<7:0>: Capture value of TMR1L <u>CCPxMODE = Compare mode</u> CCPRxL<7:0>: LS Byte compared to TMR1L <u>CCPxMODE = PWM modes when CCPxFMT = 0</u>: CCPRxL<7:0>: Pulse-width Least Significant eight bits <u>CCPxMODE = PWM modes when CCPxFMT = 1</u>: CCPRxL<7:6>: Pulse-width Least Significant two bits CCPRxL<7:6>: Not used.

REGISTER 30-4: CCPRxH REGISTER: CCPx REGISTER HIGH BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | CCPRx | <15:8> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0
CCPxMODE = Capture mode
CCPRxH<7:0>: Captured value of TMR1H
CCPxMODE = Compare mode
CCPRxH<7:0>: MS Byte compared to TMR1H
CCPxMODE = PWM modes when CCPxFMT = 0:
CCPRxH<7:2>: Not used
CCPRxH<1:0>: Pulse-width Most Significant two bits
CCPxMODE = PWM modes when CCPxFMT = 1:
CCPRxH<7:0>: Pulse-width Most Significant eight bits

REGISTER 30-5: CCPTMRS0: CCP TIMERS CONTROL 0 REGISTER

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
C4TSEL<1:0>		C3TSEL<1:0>		C2TSEL<1:0>		C1TSEL<1:0>	
bit 7	it 7					bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	C4TSEL<1:0>: CCP4 Timer Selection 11 = CCP4 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP4 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP4 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved
bit 5-4	C3TSEL<1:0>: CCP4 Timer Selection 11 = CCP3 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP3 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP3 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved
bit 3-2	C2TSEL<1:0>: CCP4 Timer Selection 11 = CCP2 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP2 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP2 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved
bit 1-0	C1TSEL<1:0>: CCP4 Timer Selection 11 = CCP1 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP1 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP1 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
	_	P7TSE	EL<1:0>	P6TSE	:L<1:0>	C5TSE	EL<1:0>
bit 7							bit 0
Logondu							
Legend:	L:4		L:4			d == (0'	
R = Readable		W = Writable			nented bit, read		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Reset
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6 Unimplemented: Read as '0' bit 5-4 P7TSEL<1:0>: PWM7 Timer Selection 11 = PWM7 based on TMR6 10 = PWM7 based on TMR4 01 = PWM7 based on TMR2 00 = Reserved							
bit 3-2 P6TSEL<1:0>: PWM6 Timer Selection 11 = PWM6 based on TMR6 10 = PWM6 based on TMR4 01 = PWM6 based on TMR2 00 = Reserved							
bit 1-0	C5TSEL<1:0>: CCP5 Timer Selection 11 = CCP5 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP5 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP5 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved						

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	—	_	_	—	INTEDG	115
PIR4	—	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	129
PIE4	—	_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	120
CCP1CON	EN	_	OUT	FMT		MODE	<3:0>		411
CCP1CAP	_	_	_	_	_		CTS<2:0>		413
CCPR1L	Capture/Con	npare/PWM F	Register 1 (LS	B)					413
CCPR1H	Capture/Con	npare/PWM F	Register 1 (MS	SB)					414
CCP2CON	EN	—	OUT	FMT		MODE	=<3:0>		411
CCP2CAP	—		—	—	_		CTS<2:0>		413
CCPR2L	Capture/Compare/PWM Register 1 (LSB)							413	
CCPR2H	Capture/Con	npare/PWM F	Register 1 (MS	SB)					413
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSEL<1:0> C1TSEL<1:0>				414
CCPTMRS1	_		P7TSE	L<1:0>	P6TSEL<1:0>		C5TSEL<1:0>		415
CCP1PPS	_	_			CCP1PPS<4:0>				210
CCP2PPS	—	_	—		CCP2PPS<4:0>				210
RxyPPS	—	—	—		RxyPPS<4:0>				211
ADACT	_	—	—			ADACT<4:0>	•		320
CLCxSELy	—	—	—			LCxDyS<4:0>	>		290
CWG1ISM	_	_	—			IS<3:0>			
MDSRC		_	_		MDMS<4:0>				359
MDCARH		—	—	—		MDCH	S<3:0>		360
MDCARL		_	_	_		MDCL	S<3:0>		361

TABLE 30-5: SUMMARY OF REGISTERS ASSOCIATED WITH CCPx

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CCP module.

31.0 HOST SYNCHRONOUS SERIAL PORT (MSSP) MODULES

31.1 MSSP Module Overview

The Host Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SPI interface supports the following modes and features:

- · Host mode
- Client mode
- · Clock Parity
- Client Select Synchronization (Client mode only)
- · Daisy-chain connection of client devices

Figure 31-1 is a block diagram of the SPI interface module.






The I²C interface supports the following modes and features:

- · Host mode
- · Client mode
- Byte NACKing (Client mode)
- Limited multi-host support
- · 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- Clock stretching
- Bus collision detection ٠
- General call address matching
- · Address masking
- Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 31-2 is a block diagram of the I²C interface module in Host mode. Figure 31-3 is a diagram of the I²C interface module in Client mode.


Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSPxCON1 and SSP2CON1 control the same features for two different modules.

2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSPx or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.



MSSP BLOCK DIAGRAM (I²C HOST MODE) **FIGURE 31-2:**





31.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a host/client environment where the host device initiates the communication. A client device is controlled through a Chip Select known as Client Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Client Select (SS)

Figure 31-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single host device and one or more client devices. When multiple client devices are used, an independent Client Select connection is required from the host device to each client device.

Figure 31-4 shows a typical connection between a host device and multiple client devices.

The host selects only one client at a time. Most client devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the host and one in the client. With either the host or the client device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 31-5 shows a typical connection between two processors configured as host and client devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The host device transmits information out on its SDO output pin which is connected to, and received by, the client's SDI input pin. The client device transmits information out on its SDO output pin, which is connected to, and received by, the host's SDI input pin.

To begin communication, the host device first sends out the clock signal. Both the host and the client devices should be configured for the same clock polarity.

The host device starts a transmission by sending out the MSb from its shift register. The client device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the host device is sending out the MSb from its shift register (on its SDO pin) and the client device is reading this bit and saving it as the LSb of its shift register, that the client device is also sending out the MSb from its shift register (on its SDO pin) and the host device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the host and client have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Host sends useful data and client sends dummy data.
- Host sends useful data and client sends useful data.
- Host sends dummy data and client sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the host stops sending the clock signal and it deselects the client.

Every client device connected to the bus that has not been selected through its client select line must disregard the clock and transmission signals and must not transmit out any data of its own.





31.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI host mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 31.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

31.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<3:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- · Host mode (SCK is the clock output)
- · Client mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Host mode only)
- Client Select mode (Client mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRISx register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Host mode) must have corresponding TRIS bit cleared
- SCK (Client mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. The MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.




FIGURE 31-5: SPI HOST/CLIENT CONNECTION

31.2.3 SPI HOST MODE

The host can initiate the data transfer at any time because it controls the SCK line. The host determines when the client (Processor 2, Figure 31-5) is to broadcast data by the software protocol.


In Host mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 31-6, Figure 31-8, Figure 31-9 and Figure 31-10, where the MSB is transmitted first. In Host mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 31-6 shows the waveforms for Host mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 31-6: SPI MODE WAVEFORM (HOST MODE)



31.2.4 SPI CLIENT MODE

In Client mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Client mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Client mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the client can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

31.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first client output is connected to the second client input, the second client output is connected to the third client input, and so on. The final client output is connected to the host input. Each client sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Client Select line from the host device.

Figure 31-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the client. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

31.2.5 CLIENT SELECT SYNCHRONIZATION

The Client Select can also be used to synchronize communication. The Client Select line is held high until the host device is ready to communicate. When the Client Select line is pulled low, the client knows that a new transmission is starting.

If the client fails to receive the communication properly, it will be reset at the end of the transmission, when the Client Select line returns to a high state. The slient is then ready to receive a new transmission when the Client Select line is pulled low again. If the Client Select line is not used, there is a risk that the client will eventually become out of sync with the host. If the client misses a bit, it will always be one bit off in future transmissions. Use of the Client Select line allows the client and host to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Client mode. The SPI must be in Client mode with \overline{SS} pin control enabled (SSPxCON1<3:0> = 0100).

When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.


When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When the SPI is in Client mode with \overline{SS} pin			
	control enabled (SSPxCON1<3:0> =			
	0100), the SPI module will reset if the \overline{SS}			
	pin is set to VDD.			
2:	When the SPL is used in Client mode with			

- 2: When the SPI is used in Client mode with CKE set; the user must enable SS pin control.
- **3:** While operated in SPI Client mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

FIGURE 31-7: SPI DAISY-CHAIN CONNECTION









FIGURE 31-10: SPI MODE WAVEFORM (CLIENT MODE WITH CKE = 1)



31.2.6 SPI OPERATION IN SLEEP MODE

In SPI Host mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Client mode, when MSSP interrupts are enabled, after the host completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Host mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Client mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

31.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit (I^2C) bus is a multi-host serial data communication bus. Devices communicate in a host/client environment where the host devices initiate the communication. A client device is controlled through addressing.

The I²C bus specifies two signal connections:

- Serial Clock (SCL)
- · Serial Data (SDA)

Figure 31-11 shows the block diagram of the MSSP module when operating in I^2C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 31-11 shows a typical connection between two processors configured as host and client devices.

The I²C bus can operate with one or more host devices and one or more client devices.

There are four potential modes of operation for a given device:


- Host Transmit mode (host is transmitting data to a client)
- Host Receive mode
 (host is receiving data from a client)
- Client Transmit mode
 (client is transmitting data to a host)
- Client Receive mode (client is receiving data from the host)

To begin communication, a host device starts out in Host Transmit mode. The host device sends out a Start bit followed by the address byte of the client it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the host intends to transmit to or receive data from the client device.

If the requested client exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The host then continues in either Transmit mode or Receive mode and the client continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the host intends to read data from the client, and is sent out as a logical zero when it intends to write data to the client.

FIGURE 31-11: I²C HOST/ CLIENT CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDA line low to indicate to the transmitter that the client device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the host intends to write to the client, then it repeatedly sends out a byte of data, with the client responding after each byte with an ACK bit. In this example, the host device is in Host Transmit mode and the client is in Client Receive mode.

If the host intends to read from the client, then it repeatedly receives a byte of data <u>from</u> the client, and responds after each byte with an ACK bit. In this example, the host device is in Host Receive mode and the client is Client Transmit mode.

On the last byte of data communicated, the host device may end the transmission by sending a Stop bit. If the host device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the host may want to maintain control of the bus and re-initiate another transmission. If so, the host device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a host writes data to a client.
- Single message where a host reads data from a client.
- Combined message where a host initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more clients.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives client devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one host device communicating at any single time.

31.3.1 CLOCK STRETCHING

When a client device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed client device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The host that is communicating with the client will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the client has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

31.3.2 ARBITRATION

Each host device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two host devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a host device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Client Transmit mode can also be arbitrated, when a host addresses multiple clients, but this is less common.

If two host devices are sending a message to two different client devices at the address stage, the host sending the lower client address always wins arbitration. When two host devices send messages to the same client address, and addresses can sometimes refer to multiple clients, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-host support.

31.4 I²C MODE OPERATION

All MSSP I²C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

31.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a host to a client or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the host. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

31.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I^2C specification.

31.4.3 SDA AND SCL PINS

Selection of any I^2C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note 1:	Data is tied to output zero when an I ² C mode is enabled.
2:	Any device pin can be selected for SDA and SCL functions with the PPS peripheral. These functions are bidirectional. The SDA input is selected with the SSPDATPPS registers. The SCL input is selected with the SSPCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function is on the same pin.

31.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 31-1: I²C BUS TERMS

TABLE 31-1:	I'C BUS TERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Host	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Client	The device addressed by the host.
Multi-host	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one host at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No host is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more host devices are controlling the bus.
Addressed Cli- ent	Client device that has received a matching address and is actively being clocked by a host.
Matching Address	Address byte that is clocked into a client that matches the value stored in SSPxADD.
Write Request	Client receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Host sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Cli- ent. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.

31.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the host and signifies the transition of the bus from an Idle to an Active state. Figure 31-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I^2C Specification that states no bus collision can occur on a Start.

31.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

31.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A host can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the client that a Start would, resetting all client logic and preparing it to clock in an address. The host may want to address the same or another client. Figure 31-13 shows the wave form for a Restart condition.


In 10-bit Addressing Client mode a Restart is required for the host to clock data out of the addressed client. Once a client has been fully addressed, matching both high and low address bytes, the host can issue a Restart and the high address byte with the R/W bit set. The client logic will then hold the clock and prepare to clock out data.

After a full match with R/W clear in 10-bit mode, a prior match flag is set and maintained until a Stop condition, a high address with R/W clear, or high address match fails.


31.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Client modes that do not typically support this function. Client modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.









31.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit of the SSPxCON2 register.

Client software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Client hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the client. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPx-CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

31.5 I²C CLIENT MODE OPERATION

The MSSP Client mode operates in one of four modes selected by the SSPM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

31.5.1 CLIENT MODE ADDRESSES

The SSPxADD register (Register 31-6) contains the Client mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 31-5) affects the address matching process. See **Section 31.5.9** "SSP **Mask Register**" for more information.

31.5.1.1 I²C Client 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

31.5.1.2 I²C Client 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the client is addressed, and clocking in the high address with the R/W bit set. The client hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a client after it has received a complete high and low address byte match.

31.5.2 CLIENT RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 31-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See Section 31.5.6.2 "10-bit Addressing Mode" for more detail.

31.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C client in 7-bit Addressing mode. Figure 31-14 and Figure 31-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The client pulls SDA low sending an ACK to the host, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Client software sets CKP bit to release the SCL line.
- 8. The host clocks out a data byte.
- 9. Client drives SDA low sending an ACK to the host, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the host.
- 13. Host sends Stop condition, setting P bit of SSPx-STAT, and the bus goes idle.

31.5.2.2 7-bit Reception with AHEN and DHEN


Client device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the client software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by client software to use these options for I^2C communication. Figure 31-16 displays a module using both address and data holding. Figure 31-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Client clears the SSPxIF.
- Client can look at the ACKTIM bit of the SSPxCON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Client reads the address value from SSPxBUF, clearing the BF flag.
- 6. Client sets ACK value clocked out to the host by setting ACKDT.
- 7. Client releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the client hardware will stretch the clock after the ACK.
- 10. Client clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to host is SSPxIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Client looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Client reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the client sending an ACK = 1, or the host sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the client will only know by polling the P bit of the SSPxSTAT register.



PIC16(L)F18854







FIGURE 31-16: I²C CLIENT, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 1)







9IC16(L)F18854

31.5.3 CLIENT TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the client on the ninth bit.

Following the ACK, client hardware clears the CKP bit and the SCL pin is held low (see Section 31.5.6 "Clock Stretching" for more detail). By stretching the clock, the host will be unable to assert another clock pulse until the client is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the host-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the client, the client goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

31.5.3.1 Client Mode Bus Collision

A client receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the Client goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a client bus collision.


31.5.3.2 7-bit Transmission

A host device can transmit a read request to a client, and then clock data out of the client. The list below outlines what software for a client will need to do to accomplish a standard transmission. Figure 31-18 can be used as a reference to this list.

- 1. Host sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the Client setting SSPxIF bit.
- 4. Client hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The client software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the host to clock the data out of the client.
- 10. SSPxIF is set after the ACK response from the host is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The client software checks the ACKSTAT bit to see if the host wants to clock out more data.

Note 1:		the retch		ACKs	the	clock	will	be
2:	ris		edge o	the onl of SCL				

- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the host sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The host sends a Restart condition or a Stop.
- 16. The client is no longer addressed.



PIC16(L)F18854

31.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.


Figure 31-19 displays a standard waveform of a 7-bit address client transmission with AHEN enabled.


- 1. Bus starts Idle.
- Host sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Host sends matching address with R/W bit set. After the eighth falling edge of the SCL line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Client software clears SSPxIF.
- Client software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Client reads the address value from the SSPxBUF register clearing the BF bit.
- Client software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Client sets the CKP bit releasing SCL.
- 9. Host clocks in the \overline{ACK} value from the client.
- 10. Client hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Client software clears SSPxIF.
- 12. Client loads value to transmit to the host into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

- 13. Client sets the CKP bit releasing the clock.
- 14. Host clocks out the data from the client and sends an ACK value on the ninth SCL pulse.
- 15. Client hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the host from the client.
- 17. If the host sends a not ACK the client releases the bus allowing the host to send a Stop and end the communication.

Note: Host must send a not ACK on the last byte to ensure that the client releases the SCL line to receive a Stop.





PIC16(L)F18854

31.5.4 CLIENT MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C client in 10-bit Addressing mode.

Figure 31-20 is used as a visual reference for this description.

This is a step by step process of what must be done by client software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Host sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Host sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Client sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Client loads low address into SSPxADD, releasing SCL.
- 8. Host sends matching low address byte to the client; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Client sends ACK and SSPxIF is set.


Note: If the low address does not match, SSPxIF and UA are still set so that the client software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Client clears SSPxIF.
- 11. Client reads the received matching address from SSPxBUF clearing BF.
- 12. Client loads high address into SSPxADD.
- Host clocks a data byte to the client and clocks out the clients ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Client clears SSPxIF.
- 16. Client reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the client sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Host sends Stop to end the transmission.

31.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 31-21 can be used as a reference of a client in 10-bit addressing with AHEN set.

Figure 31-22 shows a standard waveform for a client transmitter in 10-bit Addressing mode.



DS40001826E-page 442

PIC16(L)F18854





FIGURE 31-21: $I^{2}C$ CLIENT, 10-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 0)

PIC16(L)F18854



I²C CLIENT, 10-BIT ADDRESS, TRANSMISSION (SEN = 0, AHEN = 0, DHEN = 0) **FIGURE 31-22:**

C16(L)F18854

31.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low, effectively pausing communication. The client may stretch the clock to allow more time to handle data or prepare a response for the host device. A host device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a client is invisible to the host software and handled by the hardware that generates SCL.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

31.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the client hardware will clear CKP. This allows the client time to update SSPxBUF with data to transfer to the host. If the SEN bit of SSPxCON2 is set, the client hardware will always stretch the clock after the ACK sequence. Once the client is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCL.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCL. It is now always cleared for read requests.

31.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

31.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the client to look at the received address or data and decide if it wants to ACK the received data.

31.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C host device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 31-23).




FIGURE 31-23: CLOCK SYNCHRONIZATION TIMING

31.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the client addressed by the host device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I²C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the client module will automatically ACK the reception of this address regardless of the value stored in SSPxADD. After the client clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and client software can read SSPxBUF and respond. Figure 31-24 shows а general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The client will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the client hardware will stretch the clock after the eighth falling edge of SCL. The client must then set its ACKDT value and release the clock with communication progressing as it would normally.





31.5.9 SSP MASK REGISTER

An SSP Mask (SSPxMSK) register (Register 31-5) is available in I²C Client mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

31.6 I²C Host Mode

Host mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Host mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Host mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Host mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPxIF, to be set (SSP interrupt, if enabled):

- Start condition detected
- · Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP module, when configured in I²C Host mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: Host mode suspends Start/Stop detection when sending the Start/Stop condition by means of the SEN/PEN control bits. The SSPxIF bit is set at the end of the Start/Stop generation when hardware clears the control bit.

31.6.1 I²C HOST MODE OPERATION

The host device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Host Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the client address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Host Receive mode, the first byte transmitted contains the client address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit client address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 31.7 "Baud Rate Generator" for more detail.

31.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the host, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 31-25).

FIGURE 31-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



31.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.


Note: Because queuing of events is not allowed, writing to the lower five bits of SSPxCON2 is disabled until the Start condition is complete.

31.6.4 I²C HOST MODE START CONDITION TIMING

To initiate a Start condition (Figure 31-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C specification states that a bus collision cannot occur on a Start.






31.6.5 I²C HOST MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 31-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the host state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another host is attempting to transmit a data '1'.

FIGURE 31-27: REPEATED START CONDITION WAVEFORM



31.6.6 I²C HOST MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the host releases SDA. This allows the client device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the host receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the host clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 31-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the host will release the SDA pin, allowing the client to respond with an Acknowledge. On the falling edge of the ninth clock, the host will sample the SDA pin to see if the address was recognized by a client. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

31.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

31.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

31.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the client has sent an Acknowledge ($\overrightarrow{ACK} = 0$) and is set when the client does not Acknowledge ($\overrightarrow{ACK} = 1$). A client sends an Acknowledge when it has recognized its address (including a general call), or when the client has properly received its data.

31.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the client address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPx-CON2 register. Interrupt is generated once the Stop/Restart condition is complete.



[>]IC16(L)F18854

31.6.7 I²C HOST MODE RECEPTION

Host mode reception (Figure 31-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSP module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

31.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

31.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

31.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

- 31.6.7.4 Typical Receive Sequence:
- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the client address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the client device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the host clocks in a byte from the client.
- 9. After the eighth falling edge of SCL, SSPxIF and BF are set.
- 10. Host clears SSPxIF and reads the received byte from SSPxBUF, clears BF.
- 11. Host sets ACK value sent to client in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Host's ACK is clocked out to the client and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the client.
- 15. Host sends a not ACK or Stop to end communication.

FIGURE 31-29: I²C HOST MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)



2

16(L)

)F18854

31.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN bit of the SSPxCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into IDLE mode (Figure 31-30).

31.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

31.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the host will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 31-31).

31.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 31-30: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 31-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



31.6.10 SLEEP OPERATION

While in Sleep mode, the I²C client module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

31.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

31.6.12 MULTI-HOST MODE

In Multi-Host mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-host operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

31.6.13 MULTI -HOST COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Host mode support is achieved by bus arbitration. When the host outputs address/data bits onto the SDA pin, arbitration takes place when the host outputs a '1' on SDA, by letting SDA float high and another host asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The host will set the Bus Collision Interrupt Flag, BCL1IF and reset the I²C port to its Idle state (Figure 31-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The host will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Host mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 31-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



31.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 31-33).
- b) SCL is sampled low before SDA is asserted low (Figure 31-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- the BCL1IF flag is set and
- the MSSP module is reset to its Idle state (Figure 31-33).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another host is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 31-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus hosts can assert a Start condition at the exact same time. Therefore, one host will always assert SDA before the other. This condition does not cause a bus collision because the two hosts must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.








FIGURE 31-34: BUS COLLISION DURING START CONDITION (SCL = 0)







31.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- b) SCL goes low before SDA is asserted low, indicating that another host is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another host is attempting to transmit a data '0', Figure 31-36). If SDA is sampled high, the BRG is reloaded and begins

counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two hosts can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another host is attempting to transmit a data '1' during the Repeated Start condition, see Figure 31-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.







FIGURE 31-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



31.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another host attempting to drive a data '0' (Figure 31-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another host attempting to drive a data '0' (Figure 31-39).

FIGURE 31-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 31-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



31.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Host modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 31-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 31-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 31-2demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPxADD.

EQUATION 31-1:

$$FCLOCK = \frac{FOSC}{(SSP1ADD + 1)(4)}$$

FIGURE 31-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 31-2: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical specifications in Table 37-4 to ensure the system is designed to support IOL requirements.

31.8 Register Definitions: MSSPx Control

REGISTER 31-1: SSPxSTAT: SSPx STATUS REGISTER

R/W-0/0	R/W-0/0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0
SMP	CKE ⁽¹⁾	D/Ā	P ⁽²⁾	S ⁽²⁾	R/W	UA	BF
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is uncha	anged	x = Bit is unknow	vn	-n/n = Value at l	POR and BOR/Val	ue at all other Res	sets
'1' = Bit is set		'0' = Bit is cleare	d	HS/HC = Hardw	vare set/clear		
bit 7		Input Sample bit					
	<u>SPI Host mode</u> 1 = Input data s	: ampled at end of o	data output time				
		ampled at middle		ne			
	SPI Client mode			a a d a			
		leared when SPI is r Client mode [.]					
		<u>r Client mode:</u> control disabled for			and 1 MHz)		
		control enabled for	č .	, ,			
bit 6		k Edge Select bit (SPI mode only) ⁽¹)			
	In SPI Host or 0 1 = Transmit oc	curs on transition	from active to IdI	e clock state			
	• • • • • • • • • • • •	curs on transition					
	In I ² <u>C™ mod</u>	<u>e only:</u> it logic so that thre	sholds are comr	liant with SMBus	specification		
		Bus specific inputs			specification		
bit 5	_	ess bit (I ² C mode					
		at the last byte rec		tted was data			
		at the last byte rec	eived or transmi	tted was address			
bit 4	P: Stop bit ⁽²⁾						
		This bit is cleared at a Stop bit has b			ed, SSPEN is clea	red.)	
		s not detected last			Nesel)		
bit 3	S: Start bit ⁽²⁾						
	(I ² C mode only.	This bit is cleared	when the MSSF	o module is disabl	ed, SSPEN is clea	red.)	
		at a Start bit has b		st (this bit is '0' on	Reset)		
		s not detected last					
bit 2	R/W: Read/Writ	te bit information (I	C mode only)	last address mat	oh. This hit is only a	valid from the add	roce match to the
	next Start bit, S	top bit, or not ACK	bit.	last address mat	ch. This bit is only		
	$\frac{\ln l^2}{1 = \text{Read}}$	mode:					
	0 = Write						
	In I ² <u>C Host m</u>						
	1 = Transmit i 0 = Transmit i	s in progress s not in progress					
			SEN, PEN, RCE	N or ACKEN will i	ndicate if the MSS	P is in IDLE mode	
bit 1	UA: Update Ad	dress bit (10-bit I ² 0	C mode only)				
	1 = Indicates th	at the user needs	to update the ad	dress in the SSP	ADD register		
		es not need to be	updated				
bit 0	BF: Buffer Full						
	1 = Receive (SPI a	<u>nd I² C modes):</u> mplete, SSPxBÚF	is full				
	0 = Receive not	t complete, SSPxE	BUF is empty				
	<u>Transmit (I² C</u>	mode only):	a matinalizata (l		vits), SSPxBUF is f		
					s), SSPxBUF is f s), SSPxBUF is em		
Note 1: P	olarity of clock state			-	, 301 , 201 13 011	r-7	
	his bit is cleared on	•		-			

REGISTER 31-2: SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV ⁽¹⁾	SSPEN	CKP		SSPN	/<3:0>	
pit 7			·				bit
egend:							
R = Readable bit		W = Writable bit		U = Unimplement			
u = Bit is unchange	d	x = Bit is unknow				at all other Resets	
1' = Bit is set		'0' = Bit is cleared		HS = Bit is set by	hardware	C = User cleared	
bit 7				y) smitting the previous v	word (must be cleare	ed in software)	
pit 6	$\frac{\text{In SPI mode:}}{1 = A \text{ new byte}}$ $\frac{1 = A \text{ new byte}}{\text{Overflow casetting ove}}$ $\frac{\text{SSPxBUF}}{\text{SSPxBUF}}$ $0 = \text{No overflow}$ $\frac{\text{In II}^2}{1 = A \text{ byte is not}}$	an only occur in Clier rflow. In Host mode, i register (must be clear w eceived while the Si leared in software).	SSPxBUF registe th mode. In Client the overflow bit is ared in software).	er is still holding the pre mode, the user must not set since each ne is still holding the p	read the SSPxBUF, w reception (and tra	, even if only transmi ansmission) is initiate	tting data, to avoid ad by writing to the
bit 5	In both modes, w In SPI mode: 1 = Enables se 0 = Disables s $\frac{ n ^2}{1 = \text{Enables the}}$	erial port and configur erial port and config	ollowing pins mus es SCK, SDO, SI ures these pins a igures the SDA ar	d SCL pins as the so	ce of the serial port	pins ⁽²⁾	
bit 4	CKP: Clock Pola In <u>SPI mode:</u> 1 = Idle state for 0 = Idle state for In I2 C Client m SCL release con 1 = Enable clock	arity Select bit clock is a high leve clock is a low level node: htrol (low (clock stretch). (ode:	I				
bit 3-0	1111 = I^2C Clier 1110 = I^2C Clier 1110 = Reserve 1100 = Reserve 1011 = I^2C firmy 1010 = SPI Hos 1001 = Reserve 1000 = I^2C Host 0111 = I^2C Clier 0110 = I^2C Clier 0101 = SPI Clie 0101 = SPI Clie 0100 = SPI Hos 0001 = SPI Hos	nt mode, 7-bit addre d ware controlled Host t mode, clock = Fos d t mode, clock = Fos nt mode, 10-bit addre t mode, 7-bit addre	ess with Start and swith Start and crode (client idle c/(4 * (SSPxADE c / (4 * (SSPxADE c / (4 * (SSPxADE c / (4 * (SSPxAD ess ss K pin, <u>SS</u> pin co K pin, <u>SS</u> pin co match/2 c/64 c/16	d Stop bit interrupts Stop bit interrupts e a) (5) D+1)) ⁽⁴⁾ ntrol disabled, SS ca	nabled	in	
2: When	st mode, the over	flow bit is not set sir bins must be properl	nce each new red	eption (and transmis) nput or output. Use \$			

- 3: When enabled, the SDA and SCL pins must be configured as inputs. Use SSPxCLKPPS, SSPxDATPPS, and RxyPPS to select the pins.
- 4: SSPxADD values of 0, 1 or 2 are not supported for $I^{2}C$ mode.
- 5: SSPxADD value of '0' is not supported. Use SSPM = 0000 instead.

D 444 646	D#10 *** 0 -	DMU C	D /0///2 0/-	DIO ILIO DIE		D /0/110 0/5	D /0/1/2 0/2
R/W-0/0	R/HS/HC-0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	HC = Cleared	l by hardware	S = User set	
bit 7	1 = Enable int		•		or 00h) is receiv	ed in the SSPx	SR
bit 6	1 = Acknowle	cknowledge St dge was not re dge was recei		mode only)			
bit 5	ACKDT: Ackn In Receive mo	nowledge Data ode: itted when the owledge	bit (in I ² C mod	- /	e sequence at t	he end of a red	ceive
bit 4	 Acknowledge Acknowledge Sequence Enable bit (in I²C Host mode only) <u>In Host Receive mode:</u> 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit Automatically cleared by hardware. 0 = Acknowledge sequence idle 						(DT data bit
bit 3	RCEN: Recei	ve Enable bit (Receive mode	(in I ² C Host mo	ode only)			
bit 2	<u>SCKMSSP Re</u> 1 = Initiate St	<u>elease Control</u> op condition o	_		itically cleared l	by hardware.	
bit 1	RSEN: Repea	 0 = Stop condition Idle RSEN: Repeated Start Condition Enable bit (in I²C Host mode only) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle 					
bit 0	In Host mode	<u>:</u> art condition o dition Idle	e/Stretch Enab n SDA and SC		atically cleared I	by hardware.	

REGISTER 31-3: SSPxCON2: SSPx CONTROL REGISTER 2 (I²C MODE ONLY)⁽¹⁾

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM ⁽³⁾	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7	•						bit (
Legend:							
R = Readable b	bit	W = Writable b	pit	U = Unimplem	ented bit, read as	· 'O'	
u = Bit is uncha		x = Bit is unkn		•	POR and BOR/V		Resets
'1' = Bit is set		'0' = Bit is clea					
bit 7	1 = Indicates f	nowledge Time S the I ² C bus is in a knowledge seque	an Acknowledge	sequence, set o	on 8 th falling edge of SCL clock	of SCL clock	
bit 6	PCIE : Stop Co 1 = Enable int	ondition Interrupt errupt on detection ction interrupts an	Enable bit (I ² C (on of Stop condit	Client mode only			
bit 5	1 = Enable int	ondition Interrupt errupt on detection ction interrupts an	on of Start or Re		()		
bit 4	In SPI Client r 1 = SSP 0 = If nev regis In I ² <u>C[™] Ho</u> This bit is In I ² <u>C[™] Client</u> 1 = SSP SSP 0 = SSP	xBUF updates ev w byte is receive ster is set, and the <u>st mode and SPI</u> s ignored. <u>ent mode:</u> xBUF is updated OV bit only if the xBUF is only upd	ery time that a n d with BF bit of t e buffer is not up <u>Host mode:</u> and ACK is gen BF bit = 0. ated when SSPC	he SSPxSTAT r dated erated for a rec DV is clear	shifted in ignoring egister already se eived address/da	et, SSPOV bit of	
bit 3	1 = Minimum	Hold Time Select of 300 ns hold tin of 100 ns hold tin	ne on SDA after	the falling edge			
bit 2	SBCDE: Clier	nt Mode Bus Colli	sion Detect Enal	ole bit (I ² C Clien	it mode only)		
		g edge of SCL, Sl is set, and bus go		w when the mod	lule is outputting a	a high state, the E	CL1IF bit of th
		ent bus collision i collision interrup	•				
bit 1	1 = Following register v	 0 = Client bus collision interrupts are disabled AHEN: Address Hold Enable bit (I²C Client mode only) 1 = Following the eighth falling edge of SCL for a matching received address byte; CKP bit of the SSPxCC register will be cleared and the SCL will be held low. 0 = Address holding is disabled 					
bit 0	DHEN: Data H 1 = Following SSPxCO	Hold Enable bit (I	² C Client mode o g edge of SCL fo		ta byte; client ha	rdware clears the	e CKP bit of th
	e is received and	BF = 1, but hard	lware continues f	o write the most	last received byte t recent byte to SS	SPxBUF.	

REGISTER 31-4: SSPxCON3: SSPx CONTROL REGISTER 3

- - 2: This bit has no effect in Client modes that Start and Stop condition detection is explicitly listed as enabled.
 - 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

REGISTER 31-5: SSPxMSK: SSPx MASK REGISTER	REGISTER 31-5:	SSPxMSK: SSPx MASK REGISTER
--	----------------	-----------------------------

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
			SSPM	SK<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all o				other Resets					
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7-1		:1>: Mask bits							
		eived address b eived address b					atch		
bit 0	SSPMSK<0	>: Mask bit for I [/]	² C Client mod	de, 10-bit Addre	ss				
	I ² C Client mode, 10-bit address (SSPM<3:0> = 0111 or 1111):								
	1 = The rec	eived address b	it 0 is compa	red to SSPxADI	D<0> to detect	I ² C address m	atch		
	0 = The received address bit 0 is not used to detect I ² C address match								

I²C Client mode, 7-bit address:

MSK0 bit is ignored.

REGISTER 31-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
SSPADD<7:0>								
bit 7	bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

Host mode:

bit 7-0	SSPADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

10-Bit Client mode – Most Significant Address Byte:

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by host is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 SSPADD<2:1>: Two Most Significant bits of 10-bit Address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Client mode – Least Significant Address Byte:</u>

bit 7-0 SSPADD<7:0>: Eight Least Significant bits of 10-bit Address

7-Bit Client mode:

- bit 7-1 SSPADD<7:1>: 7-bit Address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

REGISTER 31-7: SSPxBUF: MSSPx BUFFER REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SSPBUF<7:0>								
bit 7							bit 0	
Legend:								

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SSPBUF<7:0>: MSSP Buffer bits

TABLE 31-3: SUMMARY OF REGISTERS ASSOCIATED WITH MSSPx

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	—	—	—	—	INTEDG	115
PIR3	—	—	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	128
PIE3	_	_	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	119
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	462
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	CKP SSPM<3:0>				
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	464
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	462
SSP1MSK	SSPMSK<7:0>						466		
SSP1ADD	SSPADD<7:0>						466		
SSP1BUF	SSPBUF<7:0>						467		
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	462
SSP2CON1	WCOL	SSPOV	SSPEN	CKP SSPM<3:0>					463
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	464
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	462
SSP2MSK	SSPMSK<7:0>						466		
SSP2ADD	SSPADD<7:0>						466		
SSP2BUF	SSPBUF<7:0>						467		
SSP1CLKPPS	—	—	—	SSP1CLKPPS<4:0>					210
SSP1DATPPS	—	—	_	SSP1DATPPS<4:0>					210
SSP1SSPPS	_	_		SSP1SSPPS<4:0>					210
SSP2CLKPPS	—	—	_	SSP2CLKPPS<4:0>					210
SSP2DATPPS	—	—	_	SSP2DATPPS<4:0>					210
SSP2SSPPS	—						210		
RxyPPS	— — — RxyPPS<4:0>						211		

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSPx module

Note 1: When using designated I²C pins, the associated pin values in INLVLx will be ignored.

32.0 SIGNAL MEASUREMENT TIMER (SMT)


The SMT is a 24-bit counter with advanced clock and gating logic, which can be configured for measuring a variety of digital signal parameters such as pulse width, frequency and duty cycle, and the time difference between edges on two signals.

Features of the SMT include:


- 24-bit timer/counter
 - Three 8-bit registers (SMTxL/H/U)
 - Readable and writable
 - Optional 16-bit operating mode
- · Two 24-bit measurement capture registers
- One 24-bit period match register
- Multi-mode operation, including relative timing measurement
- · Interrupt on period match
- Multiple clock, gate and signal sources
- · Interrupt on acquisition complete
- · Ability to read current input values

Note: These devices implement two SMT modules. All references to SMTx apply to SMT1 and SMT2.









32.1 SMT Operation

The core of the module is the 24-bit counter, SMTxTMR combined with a complex data acquisition front-end. Depending on the mode of operation selected, the SMT can perform a variety of measurements summarized in Table 32-1.

32.1.1 CLOCK SOURCES

Clock sources available to the SMT include:

- Fosc
- Fosc/4
- HFINTOSC (16 MHz)
- LFINTOSC
- MFINTOSC/16 (31.25 kHz)

The SMT clock source is selected by configuring the CSEL<2:0> bits in the SMTxCLK register. The clock source can also be prescaled using the PS<1:0> bits of the SMTxCON0 register. The prescaled clock source is used to clock both the counter and any synchronization logic used by the module.

32.1.2 PERIOD MATCH INTERRUPT

Similar to other timers, the SMT triggers an interrupt when SMTxTMR rolls over to '0'. This happens when SMTxTMR = SMTxPR, regardless of mode. Hence, in any mode that relies on an external signal or a window to reset the timer, proper operation requires that SMTxPR be set to a period larger than that of the expected signal or window.

32.2 Basic Timer Function Registers

The SMTxTMR time base and the SMTxCPW/SMTxPR/SMTxCPR buffer registers serve several functions and can be manually updated using software.

32.2.1 TIME BASE

The SMTxTMR is the 24-bit counter that is the center of the SMT. It is used as the basic counter/timer for measurement in each of the modes of the SMT. It can be reset to a value of $24'h00_0000$ by setting the RST bit of the SMTxSTAT register. It can be written to and read from software, but it is not guarded for atomic access, therefore reads and writes to the SMTxTMR should only be made when the GO = 0, or the software should have other measures to ensure integrity of SMTxTMR reads/writes.

32.2.2 PULSE WIDTH LATCH REGISTERS

The SMTxCPW registers are the 24-bit SMT pulse width latch. They are used to latch in the value of the SMTxTMR when triggered by various signals, which are determined by the mode the SMT is currently in.

The SMTxCPW registers can also be updated with the current value of the SMTxTMR value by setting the CPWUP bit of the SMTxSTAT register.

32.2.3 PERIOD LATCH REGISTERS

The SMTxCPR registers are the 24-bit SMT period latch. They are used to latch in other values of the SMTxTMR when triggered by various other signals, which are determined by the mode the SMT is currently in.

The SMTxCPR registers can also be updated with the current value of the SMTxTMR value by setting the CPRU bit in the SMTxSTAT register.

32.3 Halt Operation

The counter can be prevented from rolling-over using the STP bit in the SMTxCON0 register. When halting is enabled, the period match interrupt persists until the SMTxTMR is reset (either by a manual reset, **Section 32.2.1 "Time Base**") or by clearing the SMTxGO bit of the SMTxCON1 register and writing the SMTxTMR values in software.

32.4 Polarity Control

The three input signals for the SMT have polarity control to determine whether or not they are active high/positive edge or active low/negative edge signals.

The following bits apply to Polarity Control:

- WSEL bit (Window Polarity)
- SSEL bit (Signal Polarity)
- CSEL bit (Clock Polarity)

These bits are located in the SMTxCON0 register.

32.5 Status Information

The SMT provides input status information for the user without requiring the need to deal with the polarity of the incoming signals.

32.5.1 WINDOW STATUS

Window status is determined by the WS bit of the SMTxSTAT register. This bit is only used in Windowed Measure, Gated Counter and Gated Window Measure modes, and is only valid when TS = 1, and will be delayed in time by synchronizer delays in non-Counter modes.

32.5.2 SIGNAL STATUS

Signal status is determined by the AS bit of the SMTxSTAT register. This bit is used in all modes except Window Measure, Time of Flight and Capture modes, and is only valid when TS = 1, and will be delayed in time by synchronizer delays in non-Counter modes.

32.5.3 GO STATUS

Timer run status is determined by the TS bit of the SMTxSTAT register, and will be delayed in time by synchronizer delays in non-Counter modes.


32.6 Modes of Operation

The modes of operation are summarized in Table 32-1. The following sections provide detailed descriptions, examples of how the modes can be used. Note that all waveforms assume WPOL/SPOL/CPOL = 0. When WPOL/SPOL/CPOL = 1, all SMTSIGx, SMTWINx and SMT clock signals will have a polarity opposite to that indicated. For all modes, the REPEAT bit controls whether the acquisition is repeated or single. When REPEAT = 0 (Single Acquisition mode), the timer will stop incrementing and the SMTxGO bit will be reset upon the completion of an acquisition. Otherwise, the timer will continue and allow for continued acquisitions to overwrite the previous ones until the timer is stopped in software.

32.6.1 TIMER MODE

Timer mode is the simplest mode of operation where the SMTxTMR is used as a 16/24-bit timer. No data acquisition takes place in this mode. The timer increments as long as the SMTxGO bit has been set by software. No SMT window or SMT signal events affect the SMTxGO bit. Everything is synchronized to the SMT clock source. When the timer experiences a period match (SMTxTMR = SMTxPR), SMTxTMR is reset and the period match interrupt trips. See Figure 32-3.

MODE	Mode of Operation	Synchronous Operation	Reference		
0000	Timer	Yes	Section 32.6.1 "Timer Mode"		
0001	Gated Timer	Yes	Section 32.6.2 "Gated Timer Mode"		
0010	Period and Duty Cycle Acquisition	Yes	Section 32.6.3 "Period and Duty-Cycle Mode"		
0011	High and Low Time Measurement	Yes	Section 32.6.4 "High and Low Measure Mode"		
0100	Windowed Measurement	Yes	Section 32.6.5 "Windowed Measure Mode"		
0101	Gated Windowed Measurement	Yes	Section 32.6.6 "Gated Window Measure Mode"		
0110	Time of Flight	Yes	Section 32.6.7 "Time of Flight Measure Mode"		
0111	Capture	Yes	Section 32.6.8 "Capture Mode"		
1000	Counter	No	Section 32.6.9 "Counter Mode"		
1001	Gated Counter	No	Section 32.6.10 "Gated Counter Mode"		
1010	Windowed Counter	No	Section 32.6.11 "Windowed Counter Mode"		
1011-1111	Reserved	_	—		



32.6.2 GATED TIMER MODE

Gated Timer mode uses the SMTSIGx input to control whether or not the SMTxTMR will increment. Upon a falling edge of the external signal, the SMTxCPW register will update to the current value of the SMTxTMR. Example waveforms for both repeated and single acquisitions are provided in Figure 32-4 and Figure 32-5.






FIGURE 32-4:



JS4000182

32.6.3 PERIOD AND DUTY-CYCLE MODE

In Duty-Cycle mode, either the duty cycle or period (depending on polarity) of the SMTx_signal can be acquired relative to the SMT clock. The CPW register is updated on a falling edge of the signal, and the CPR register is updated on a rising edge of the signal, along with the SMTxTMR resetting to 0x0001. In addition, the SMTxGO bit is reset on a rising edge when the SMT is in Single Acquisition mode. See Figure 32-6 and Figure 32-7.




DS40001826E-page 477

PERIOD AND DUTY-CYCLE REPEAT ACQUISITION MODE TIMING DIAGRAM FIGURE 32-6:

C16(L)F18854

υ



32.6.4 HIGH AND LOW MEASURE MODE

This mode measures the high and low pulse time of the SMTSIGx relative to the SMT clock. It begins incrementing the SMTxTMR on a rising edge on the SMTSIGx input, then updates the SMTxCPW register with the value and resets the SMTxTMR on a falling edge, starting to increment again. Upon observing another rising edge, it updates the SMTxCPR register with its current value and once again resets the SMTxTMR value and begins incrementing again. See Figure 32-8 and Figure 32-9.







FIGURE 32-8: HIGH AND LOW MEASURE MODE REPEAT ACQUISITION TIMING DIAGRAM



32.6.5 WINDOWED MEASURE MODE

This mode measures the window duration of the SMTWINx input of the SMT. It begins incrementing the timer on a rising edge of the SMTWINx input and updates the SMTxCPR register with the value of the timer and resets the timer on a second rising edge. See Figure 32-10 and Figure 32-11.





32.6.6 GATED WINDOW MEASURE MODE

This mode measures the duty cycle of the SMTx_signal input over a known input window. It does so by incrementing the timer on each pulse of the clock signal while the SMTx_signal input is high, updating the SMTxCPR register and resetting the timer on every rising edge of the SMTWINx input after the first. See Figure 32-12 and Figure 32-13.




FIGURE 32-12: GATED WINDOWED MEASURE MODE REPEAT ACQUISITION TIMING DIAGRAM




FIGURE 32-13: GATED WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAMS

32.6.7 TIME OF FLIGHT MEASURE MODE

This mode measures the time interval between a rising edge on the SMTWINx input and a rising edge on the SMTx_signal input, beginning to increment the timer upon observing a rising edge on the SMTWINx input, while updating the SMTxCPR register and resetting the timer upon observing a rising edge on the SMTx_signal input. In the event of two SMTWINx rising edges without an SMTx_signal rising edge, it will update the SMTxCPW register with the current value of the timer and reset the timer value. See Figure 32-14 and Figure 32-15.




FIGURE 32-14: TIME OF FLIGHT MODE REPEAT ACQUISITION TIMING DIAGRAM




FIGURE 32-15: TIME OF FLIGHT MODE SINGLE ACQUISITION TIMING DIAGRAM

32.6.8 CAPTURE MODE

This mode captures the Timer value based on a rising or falling edge on the SMTWINx input and triggers an interrupt. This mimics the capture feature of a CCP module. The timer begins incrementing upon the SMTxGO bit being set, and updates the value of the SMTxCPR register on each rising edge of SMTWINx, and updates the value of the CPW register on each falling edge of the SMTWINx. The timer is not reset by any hardware conditions in this mode and must be reset by software, if desired. See Figure 32-16 and Figure 32-17.






FIGURE 32-16: CAPTURE MODE REPEAT ACQUISITION TIMING DIAGRAM



© 2016-2020 Microchip Technology Inc.


32.6.9 COUNTER MODE

This mode increments the timer on each pulse of the SMTx_signal input. This mode is asynchronous to the SMT clock and uses the SMTx_signal as a time source. The SMTxCPW register will be updated with the current SMTxTMR value on the falling edge of the SMTxWIN input. See Figure 32-18.




32.6.10 GATED COUNTER MODE


This mode counts pulses on the SMTx_signal input, gated by the SMTxWIN input. It begins incrementing the timer upon seeing a rising edge of the SMTxWIN input and updates the SMTxCPW register upon a falling edge on the SMTxWIN input. See Figure 32-19 and Figure 32-20.



32.6.11 WINDOWED COUNTER MODE

This mode counts pulses on the SMTx_signal input, within a window dictated by the SMTxWIN input. It begins counting upon seeing a rising edge of the SMTxWIN input, updates the SMTxCPW register on a falling edge of the SMTxWIN input, and updates the SMTxCPR register on each rising edge of the SMTxWIN input beyond the first. See Figure 32-21 and Figure 32-22.





32.7 Interrupts

The SMT can trigger an interrupt under three different conditions:

- PW Acquisition Complete
- PR Acquisition Complete
- Counter Period Match

The interrupts are controlled by the PIR and PIE registers of the device.

32.7.1 PW AND PR ACQUISITION INTERRUPTS

The SMT can trigger interrupts whenever it updates the SMTxCPW and SMTxCPR registers, the circumstances for which are dependent on the SMT mode, and are discussed in each mode's specific section. The SMTxCPW interrupt is controlled by SMTxPWAIF and SMTxPWAIE bits in registers PIR8 and PIE8, respectively. The SMTxCPR interrupt is controlled by the SMTxPRAIF and SMTxPRAIE bits, also located in registers PIR8 and PIE8, respectively.

In synchronous SMT modes, the interrupt trigger is synchronized to the SMTxCLK. In Asynchronous modes, the interrupt trigger is asynchronous. In either mode, once triggered, the interrupt will be synchronized to the CPU clock.

32.7.2 COUNTER PERIOD MATCH INTERRUPT

As described in Section 32.1.2 "Period Match interrupt", the SMT will also interrupt upon SMTxTMR, matching SMTxPR with its period match limit functionality described in Section 32.3 "Halt Operation". The period match interrupt is controlled by SMTxIF and SMTxIE, located in registers PIR8 and PIE8, respectively.

32.8 Register Definitions: SMT Control

Long bit name prefixes for the Signal Measurement Timer peripherals are shown in **Section 1.1** "**Register and Bit naming conventions**".

TABLE 32-2:LONG BIT NAMES PREFIXES
FOR SMT PERIPHERALS

Peripheral	Bit Name Prefix			
SMT1	SMT1			
SMT2	SMT2			

REGISTER 32-1: SMTxCON0: SMT CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN ⁽¹⁾	—	STP	WPOL	SPOL	CPOL	SMTxPS<1:0>	
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged '1' = Bit is set		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
		'0' = Bit is cleared						
bit 7	EN: SMT Ena 1 = SMT is en 0 = SMT is di	nabled	e reset, clock requests are disabled					
bit 6	Unimplemen	ited: Read as '0'						
bit 5	STP: SMT Co	ounter Halt Enable bit	unter Halt Enable bit					
	When SMTxTMR = SMTxPR: 1 = Counter remains SMTxPR; period match interrupt occurs when clocked 0 = Counter resets to 24'h000000; period match interrupt occurs when clocked							
bit 4	WPOL: SMTxWIN Input Polarity Control bit 1 = SMTxWIN signal is active-low/falling edge enabled 0 = SMTxWIN signal is active-high/rising edge enabled							
bit 3	SPOL: SMTxSIG Input Polarity Control bit 1 = SMTx_signal is active-low/falling edge enabled 0 = SMTx_signal is active-high/rising edge enabled							
bit 2	CPOL: SMT Clock Input Polarity Control bit 1 = SMTxTMR increments on the falling edge of the selected clock signal 0 = SMTxTMR increments on the rising edge of the selected clock signal							
bit 1-0	SMTxPS<1:0 11 = Prescale 10 = Prescale 01 = Prescale 00 = Prescale	er = 1:4 er = 1:2	bits					

Note 1: Setting EN to '0' does not affect the register contents.

R/W/HC-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
SMTxGO	REPEAT	—	_		MODE	<3:0>				
bit 7							bit 0			
Legend:										
HC = Bit is cle	ared by hardw	are		HS = Bit is set by hardware						
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'						
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is clea	red	q = Value dep	ends on condi	tion				
bit 7	1 = Incremen	MT GO Data Aco ting, acquiring o ting, acquiring o	ata is enable							
bit 6	REPEAT: SMT Repeat Acquisition Enable bit 1 = Repeat Data Acquisition mode is enabled 0 = Single Acquisition mode is enabled									
bit 5-4	Unimplemen	nted: Read as 'o)'							
bit 3-0	MODE<3:0> 1111 = Rese •	SMT Operation rved	Mode Select	bits						
	•									
	1011 = Reserved									
	1010 = Windowed counter 1001 = Gated counter									
	1000 = Counter									
	0111 = Capture									
	0110 = Time of flight 0101 = Gated windowed measure									
	0100 = Windowed measure									
	0011 = High and low time measurement 0010 = Period and Duty-Cycle Acquisition									
	0010 = Perio 0001 = Gate		le Acquisition							
	0000 = Timer									

REGISTER 32-2: SMTxCON1: SMT CONTROL REGISTER 1

R/W/HC-0/0	R/W/HC-0/0	R/W/HC-0/0	U-0	U-0	R-0/0	R-0/0	R-0/0
CPRUP	CPWUP	RST			TS	WS	AS
bit 7		•			•	•	bit 0
Legend:							
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	et by hardware		
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condi	tion	
bit 7 bit 6 bit 5	1 = Request u 0 = SMTxPRx CPWUP: SM ^T 1 = Request u 0 = SMTxCPV RST: SMT Ma 1 = Request F	Manual Perior update to SMT registers upda T Manual Pulse update to SMT W registers upo anual Timer Re Reset to SMTx	CPRx registers ate is complete Width Buffer CPW register late is complet set bit TMR registers	e Update bit s te			
		R registers upd	•	e			
bit 4-3 bit 2	Unimplemented: Read as '0'						
Dit 2	TS: SMT GO Value Status bit 1 = SMT timer is incrementing 0 = SMT timer is not incrementing						
bit 1	WS: SMTxWIN Value Status bit 1 = SMT window is open 0 = SMT window is closed						
bit 0	1 = SMT acqu	nal Value Statu uisition is in pro uisition is not in	gress				

REGISTER 32-4: SMTxCLK: SMT CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
_		—	_	—		CSEL<2:0>			
bit 7							bit 0		
Legend:									
R = Readable I	oit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'			
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other					
'1' = Bit is set	1' = Bit is set '0' = Bit is cleared			q = Value depends on condition					
bit 7-3 bit 2-0	CSEL<2:0>: \$	OSC/16 OSC OSC	ection bits						

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
	—	—			WSEL<4:0>						
bit 7							bit 0				
Legend:											
R = Readab		W = Writable	e bit	-	nented bit, read						
u = Bit is un	•	x = Bit is unk	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets				
1' = Bit is set '0' = Bit is cleared			q = Value dep	ends on condi	tion						
bit 7-5	Unimplem	ented: Read as	'∩'								
bit 4-0	-	>: SMTx Windo									
DIL 4-0	11111 = Re			5							
	•	ooon vou									
	•										
	•	• 11000 = Reserved									
	10111 = LC 10110 = LC										
	10110 = LC										
	10100 = LC										
		CD1_output									
		2OUT_sync									
		1OUT_sync									
	10000 = P\ 01111 = P\										
	01110 = C										
	01101 = C	_									
	01100 = C										
	01011 = C										
		$01010 = CCP1_out$ $01001 = SMT2 match(1)$									
		01000 = SMT1_match ⁽¹⁾ 00111 = TMR6_postscaled									
		VR4 postscaled									
		MR2_postscaled									
		MR0_overflow									
	00011 = S										
		FINTOSC/16									
	00001 = LF	MTXWINPPS									
	00000 - 31										

REGISTER 32-5: SMTxWIN: SMT1 WINDOW INPUT SELECT REGISTER

Note 1: The SMT_match corresponding to the SMT selected becomes reserved.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
		_			SSEL<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0							
u = Bit is ur	0	x = Bit is unł			at POR and BC		other Resets
'1' = Bit is s	' = Bit is set '0' = Bit is cleared			q = Value dep	ends on condi	tion	
bit 7-5	Unimpleme	ented: Read as	ʻ0'				
bit 4-0	•						
	14-0 SSEL<4:0>: SMTX Signal Selection bits 11111 = Reserved						
	•						
	•						
	11000 = LC	C4 out					
	10111 = LC						
	10110 = LC						
	10101 = LC						
		CD1_output 2OUT_sync					
		10UT_sync					
	10001 = N (
	10000 = P\	WM7_out					
	01111 = P\						
	01110 = CO 01101 = CO						
	01101 = C(
	01011 = C						
	01010 = CO						
		MT2_match ⁽¹⁾					
		VIT1_match ⁽¹⁾ VIR6_postscaled	4				
		MR5_postscale					
		MR4_postscaled					
	00100 = TN	VR3_postscaled	k				
		MR2_postscaled					
		MR1_postscaled	1 L				
		MR0_overflow MTxSIGPPS					
Note 1:			to the SMT as	lacted becomes	reconved		
Note 1:	The SMT_match	corresponding	to the Sivil se	iected becomes	reserved.		

REGISTER 32-6: SMTxSIG: SMT1 SIGNAL INPUT SELECT REGISTER

REGISTER 32-7: SMTxTMRL: SMT TIMER REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			SMTxT	MR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	nchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Re					other Resets	
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMTxTMR<7:0>: Significant bits of the SMT Counter – Low Byte

REGISTER 32-8: SMTxTMRH: SMT TIMER REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
SMTxTMR<15:8>								
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<15:8>: Significant bits of the SMT Counter – High Byte

REGISTER 32-9: SMTxTMRU: SMT TIMER REGISTER – UPPER BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
SMTxTMR<23:16>									
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<23:16>: Significant bits of the SMT Counter – Upper Byte

REGISTER 32-10: SMTxCPRL: SMT CAPTURED PERIOD REGISTER - LOW BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTx0	CPR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplei	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 SMTxCPR<7:0>: Significant bits of the SMT Period Latch – Low Byte

REGISTER 32-11: SMTxCPRH: SMT CAPTURED PERIOD REGISTER - HIGH BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	
SMTxCPR<15:8>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPR<15:8>: Significant bits of the SMT Period Latch – High Byte

REGISTER 32-12: SMTxCPRU: SMT CAPTURED PERIOD REGISTER – UPPER BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTxCPF	R<23:16>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPR<23:16>: Significant bits of the SMT Period Latch – Upper Byte

REGISTER 32-13: SMTxCPWL: SMT CAPTURED PULSE WIDTH REGISTER - LOW BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMTxC	CPW<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplei	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unknown -n/n = Value at POR an				R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0 SMTxCPW<7:0>: Significant bits of the SMT PW Latch – Low Byte

REGISTER 32-14: SMTxCPWH: SMT CAPTURED PULSE WIDTH REGISTER – HIGH BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x				
SMTxCPW<15:8>											
bit 7							bit 0				

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPW<15:8>: Significant bits of the SMT PW Latch – High Byte

REGISTER 32-15: SMTxCPWU: SMT CAPTURED PULSE WIDTH REGISTER – UPPER BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x			
SMTxCPW<23:16>										
bit 7							bit 0			
•										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxCPW<23:16>: Significant bits of the SMT PW Latch – Upper Byte

REGISTER 32-16: SMTxPRL: SMT PERIOD REGISTER – LOW BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1
			SMTxF	PR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMTxPR<7:0>: Significant bits of the SMT Timer Value for Period Match – Low Byte

REGISTER 32-17: SMTxPRH: SMT PERIOD REGISTER – HIGH BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1					
	SMTxPR<15:8>											
bit 7												

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<15:8>: Significant bits of the SMT Timer Value for Period Match – High Byte

REGISTER 32-18: SMTxPRU: SMT PERIOD REGISTER – UPPER BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1				
SMTxPR<23:16>											
bit 7	bit 7 bit 0										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<23:16>: Significant bits of the SMT Timer Value for Period Match – Upper Byte

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
PIE8	_	—	SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE	124		
PIR8	_	_	SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF	134		
SMT1TMRL				SMT1TM	IR<7:0>				508		
SMT1TMRH				SMT1TM	R<15:8>				508		
SMT1TMRU				SMT1TMF	R<23:16>				508		
SMT1CPRL	SMT1CPR<7:0>										
SMT1CPRH	SMT1CPR<15:8>										
SMT1CPRU		SMT1CPR<23:16>									
SMT1CPWL				SMT1CP	W<7:0>				510		
SMT1CPWH		SMT1CPW<15:8>									
SMT1CPWU				SMT1CPV	V<23:16>				510		
SMT1PRL		SMT1PR<7:0>									
SMT1PRH		SMT1PR<15:8>									
SMT1PRU				SMT1PR	<23:16>				511		
SMT1CON0	EN	—	STP	WPOL	SPOL	CPOL	SMT1PS	6<1:0>	502		
SMT1CON1	SMT1GO	REPEAT	—	—		MODE	<3:0>		503		
SMT1STAT	CPRUP	CPWUP	RST	_	—	TS	WS	AS	504		
SMT1CLK	_	—	—	— — CSEL<2:0>							
SMT1SIG	_	—	—		•	SSEL<4:0>			507		
SMT1WIN	_	—	—			WSEL<4:0>			506		
SMT2TMRL				SMT2TM	IR<7:0>				508		
SMT2TMRH				SMT2TM	R<15:8>				508		
SMT2TMRU				SMT2TMF	R<23:16>				508		
SMT2CPRL				SMT2CP	'R<7:0>				509		
SMT2CPRH				SMT2CPI	R<15:8>				509		
SMT2CPRU				SMT2CPF	R<23:16>				509		
SMT2CPWL				SMT2CP	W<7:0>				510		
SMT2CPWH				SMT2CPV	N<15:8>				510		
SMT2CPWU				SMT2CPV	V<23:16>				510		
SMT2PRL				SMT2PF	R<7:0>				511		
SMT2PRH				SMT2PR	<15:8>				511		
SMT2PRU				SMT2PR	<23:16>				511		
SMT2CON0	EN		STP	WPOL	SPOL	CPOL	SMT2PS	6<1:0>	502		
SMT2CON1	SMT2GO	REPEAT	—	—		MODE	<3:0>		503		
SMT2STAT	CPRUP	CPWUP	RST	—	—	TS	WS	AS	504		
SMT2CLK	-	—	—	—	—		CSEL<2:0>		505		
SMT2SIG	_	—	_			SSEL<4:0>			507		
SMT2WIN	WSEL<4:0>							506			

TABLE 32-3: SUMMARY OF REGISTERS ASSOCIATED WITH SMTx

Legend: -= unimplemented read as '0'. Shaded cells are not used for SMTx module.

33.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. **Full-Duplex** mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a host synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous host
- · Half-duplex synchronous client
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 33-1 and Figure 33-2.

The EUSART transmit output (TX_out) is available to the TX/CK pin and internally to the following peripherals:

Configurable Logic Cell (CLC)





FIGURE 33-1: EUSART TRANSMIT BLOCK DIAGRAM





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TX1STA)
- Receive Status and Control (RC1STA)
- Baud Rate Control (BAUD1CON)

These registers are detailed in Register 33-1, Register 33-2 and Register 33-3, respectively.

The RX input pin is selected with the RXPPS. The CK input is selected with the TXPPS register. TX, CK, and DT output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART control logic will control the data direction drivers automatically.

33.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VoL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 33-3 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

33.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 33-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

33.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TX1STA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TX1STA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RC1STA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

33.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

33.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUD1CON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See Section 33.4.1.2 "Clock Polarity".

33.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE3 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

33.1.1.5 TSR Status

The TRMT bit of the TX1STA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data							
	memory, so it is not available to the user.							

33.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TX1STA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TX1STA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 33.1.2.7** "Address **Detection**" for more information on the Address mode.

33.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE3 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.





FIGURE 33-3: ASYNCHRONOUS TRANSMISSION



33.1.2 **EUSART ASYNCHRONOUS**

RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 33-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

33.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RC1STA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TX1STA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RC1STA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

33.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 33.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR3 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

If the receive FIFO is overrun, no additional Note: characters will be received until the overrun condition is cleared. See Section 33.1.2.5 "Receive Overrun Error" for more information on overrun errors.

33.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE3 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

33.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RC1STA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RC1STA register which resets the EUSART. Clearing the CREN bit of the RC1STA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note: If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit.

33.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RC1STA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RC1STA register or by resetting the EUSART by clearing the SPEN bit of the RC1STA register.

33.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

33.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RC1STA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

33.1.2.8 Asynchronous Reception Setup:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RC1STA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

ASYNCHRONOUS RECEPTION

33.1.2.9 9-bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RC1STA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

RX/DT pin	Start bit / bit 0 / bit 1 / 5 / bit 7/8 / Stop bit / bit 0 / 5 / bit 7/8 / Stop bit / bit / bit 7/8 / Stop bit / bit / bit 7/8 / Stop bit
Rcv Shift Reg → Rcv Buffer Reg. RCIDL	Word 1 Word 2 Scheduler Sc
Read Rcv Buffer Reg. RCREG	
RCIF (Interrupt Flag)	
OERR bit	
CREN	
	timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word, sing the OERR (overrun) bit to be set.

FIGURE 33-5:

33.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 6.2.2.2 "Internal Oscillator Frequency Adjustment" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 33.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

33.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUD1CON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TX1STA register and the BRG16 bit of the BAUD1CON register. In Synchronous mode, the BRGH bit is ignored.

Table 33-1 contains the formulas for determining the baud rate. Example 33-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 33-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.


If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 33-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

 $Desired Baud Rate = \frac{FOSC}{64([SPBRGH:SPBRGL] + 1)}$

Solving for SPBRGH:SPBRGL:



33.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUD1CON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-1. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section 33.3.3</u> "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - **3:** During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 33-1: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

XXXXh 0000h 001Ch **BRG** Value Edge #5 Edae #1 Edge #2 Edge #3 Edge #4 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 RX pin Start Stop bit Auto Cleared Set by User ABDEN bit RCIDL RCIF bit (Interrupt) Read RCREG SPBRGL XXh 1Ch XXh 00h SPBRGH Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION

33.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUD1CON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge at which time the RCIDL bit will be set. If the RCREG is read after the overflow occurs but before the fifth rising edge then the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the sync character fifth rising edge. If any falling edges of the sync character have not yet occurred when the ABDEN bit is cleared then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is '0' then wait for RDCIF and repeat step 1.
- 3. Clear the ABDOVF bit.

33.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUD1CON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 33-7), and asynchronously if the device is in Sleep mode (Figure 33-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in IDLE mode waiting to receive the next character.

33.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.







33.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TX1STA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TX1STA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 33-9 for the timing of the Break character sequence.

33.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus host.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

33.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RC1STA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.


A Break character has been received when:

- · RCIF bit is set
- · FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 33.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUD1CON register before placing the EUSART in Sleep mode.





33.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single host and one or more clients. The host device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Client devices can take advantage of the host clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Clients use the external clock supplied by the host to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that host and client devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a host or client device.

Start and Stop bits are not used in synchronous transmissions.

33.4.1 SYNCHRONOUS HOST MODE

The following bits are used to configure the EUSART for synchronous host operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TX1STA register configures the device for synchronous operation. Setting the CSRC bit of the TX1STA register configures the device as a host. Clearing the SREN and CREN bits of the RC1STA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RC1STA register enables the EUSART.

33.4.1.1 Host Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a host transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

33.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUD1CON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

33.4.1.3 Synchronous Host Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous host transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.


Each data bit changes on the leading edge of the host clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.


33.4.1.4 Synchronous Host Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous host serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.









33.4.1.5 Synchronous Host Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous host receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RC1STA register) or the Continuous Receive Enable bit (CREN of the RC1STA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence. To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

33.4.1.6 Client Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a client receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous client transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note:	If the device is configured as a client and
	the TX/CK function is on an analog pin, the
	corresponding ANSEL bit must be cleared.

33.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RC1STA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART.

33.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

33.4.1.9 Synchronous Host Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous host serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- Read the RC1STA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART.




FIGURE 33-12: SYNCHRONOUS RECEPTION (HOST MODE, SREN)

33.4.2 SYNCHRONOUS CLIENT MODE

The following bits are used to configure the EUSART for synchronous client operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TX1STA register configures the device for synchronous operation. Clearing the CSRC bit of the TX1STA register configures the device as a client. Clearing the SREN and CREN bits of the RC1STA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RC1STA register enables the EUSART.

33.4.2.1 EUSART Synchronous Client Transmit

The operation of the Synchronous Host and Client modes are identical (see Section 33.4.1.3 "Synchronous Host Transmission"), except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 33.4.2.2 Synchronous Client Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

33.4.2.3 EUSART Synchronous Client Reception

The operation of the Synchronous Host and Client modes is identical (Section 33.4.1.5 "Synchronous Host Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- SREN bit, which is a "don't care" in Client mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 33.4.2.4 Synchronous Client Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RC1STA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RC1STA register or by clearing the SPEN bit which resets the EUSART.

33.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Client mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Client mode uses an externally generated clock to run the Transmit and Receive Shift registers.

33.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RC1STA and TX1STA Control registers must be configured for Synchronous Client Reception (see Section 33.4.2.4 "Synchronous Client Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR3 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

33.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RC1STA and TX1STA Control registers must be configured for synchronous client transmission (see Section 33.4.2.2 "Synchronous Client Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE3 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE3 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

33.6 Register Definitions: EUSART Control

REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0			
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D			
oit 7							bit			
egend:	L :1		1. 14			(0)				
R = Readable		W = Writable		-	nented bit, read					
ı = Bit is uncha 1' = Bit is set	angeo	x = Bit is unkr		-n/n = value a	at POR and BO	R/value at all 0	Diner Reseis			
1' = Bit is set		'0' = Bit is cle	areu							
pit 7		Source Select	bit							
	Asynchronou	<u>s mode</u> . s mode – value	ianored							
	Synchronous		-griefed							
		de (clock gene								
		ode (clock fron		rce)						
oit 6		ansmit Enable I								
		9-bit transmiss 8-bit transmiss								
it 5		mit Enable bit ⁽¹								
	1 = Transmit									
	0 = Transmit	disabled								
it 4		ART Mode Sele	ct bit							
	1 = Synchron 0 = Asynchron	onous mode								
oit 3	-	d Break Chara	ctor hit							
11.5	Asynchronou									
			n next transmi	ission – start bi	it, followed by 12	2 '0' bits, follow	ed by Stop bi			
	cleared b	by hardware up	on completion	I						
		BREAK transm	ission disable	d or completed	1					
	Synchronous	<u>mode</u> : s mode – value	ianored							
oit 2		Baud Rate Sel	-							
11 Z	Asynchronou									
	1 = High spe	ed								
	0 = Low spectrum									
	<u>Synchronous mode:</u> Unused in this mode – value ignored									
it 1		mit Shift Regist	-							
1. 1	1 = TSR emp	•	.5. อเลเมร มเเ							
	0 = TSR full	,								
oit O	TX9D: Ninth	hit of Transmit	Data							
			Dala							
	Can be addre	ess/data bit or a								

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0				
SPEN ⁽¹⁾	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable		-	nented bit, read						
u = Bit is unch	anged	x = Bit is unk		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	SPEN: Serial	Port Enable b	it(1)								
	1 = Serial po										
		ort disabled (he	ld in Reset)								
bit 6	RX9: 9-Bit Re	eceive Enable l	bit								
		9-bit reception									
	0 = Selects 8	3-bit reception									
bit 5	-	e Receive Enal	ole bit								
	Asynchronou										
		s mode – value	eignored								
	•	Synchronous mode – Host:									
		1 = Enables single receive0 = Disables single receive									
	This bit is cle	ared after rece	ption is compl	ete.							
	-	mode – Client									
		s mode – value	•								
bit 4	_	nuous Receive	Enable bit								
	Asynchronou										
		continuous rec		ble bit CREN is	cleared						
	Synchronous										
	-		eive until enal	ole bit CREN is	cleared (CREN	l overrides SRI	EN)				
		continuous ree			·		,				
bit 3	ADDEN: Add	ress Detect En	able bit								
	•	<u>s mode 9-bit (F</u>									
		address detect ve buffer is set		nterrupt and lo	ad of the receive	e buffer when t	he ninth bit in				
				are received a	nd ninth bit can	be used as par	rity bit				
		<u>s mode 8-bit (F</u>					•				
	Unused in thi	s mode – value	e ignored								
bit 2	FERR: Frami	ing Error bit									
	1 = Framing 0 = No frami	``	pdated by rea	iding RCREG r	egister and rece	eive next valid	byte)				
bit 1	OERR: Over	run Error bit									
	1 = Overrun 0 = No overr	error (can be c un error	leared by clea	iring bit CREN))						
bit 0	RX9D: Ninth	bit of Received	l Data								
	This can be a	address/data bi	t or a parity bi	t and must be o	calculated by us	er firmware.					
	e EUSART mod sociated TRIS b				state to drive as	needed. Config	gure the				

REGISTER 33-2: RC1STA: RECEIVE STATUS AND CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0			
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN			
bit 7							bit 0			
<u> </u>										
Legend:	1.11	\ A / \ A / \	1.11							
R = Readable		W = Writable		•	mented bit, read					
u = Bit is unch	anged	x = Bit is unk		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	ABDOVF: Au	ito-Baud Deteo	ct Overflow bit							
	Asynchronou	<u>s mode</u> :								
		d timer overflo								
	0 = Auto-bau Synchronous	d timer did not	overflow							
	Don't care	moue.								
bit 6	RCIDL: Rece	ive Idle Flag b	it							
	Asynchronou	•								
	1 = Receiver									
	 0 = Start bit h Synchronous 		ved and the re	ceiver is receiv	ving					
	Don't care	moue.								
bit 5	Unimplemen	ted: Read as	ʻ0'							
bit 4	SCKP: Clock/Transmit Polarity Select bit									
	Asynchronous mode:									
	1 = Idle state for transmit (TX) is a low level									
	0 = Idle state for transmit (TX) is a high level									
	<u>Synchronous mode</u> : 1 = Idle state for clock (CK) is a high level									
		for clock (CK)								
bit 3		it Baud Rate 0								
-	1 = 16-bit Baud Rate Generator is used									
	0 = 8-bit Bau	id Rate Genera	ator is used							
bit 2	Unimplemen	ted: Read as	ʻ0'							
bit 1	WUE: Wake-	up Enable bit								
	Asynchronous mode:									
				t pin – interrupt	generated on f	alling edge; bit	cleared in			
		on following ri	sing eage. or rising edge (detected						
	Synchronous									
	Unused in thi	s mode – valu	e ignored							
bit 0	ABDEN: Auto-Baud Detect Enable bit									
	Asynchronous mode:									
		baud rate mea	surement on t	the next chara	cter – requires	reception of a	SYNCH field			
	(55h); cleared i	n hardware un	on completion							
			nt disabled or o							
	<u>Synchronous</u>	mode:								
	Unused in thi	s mode – valu	e ignored							

REGISTER 33-3: BAUD1CON: BAUD RATE CONTROL REGISTER

REGISTER 33-4: RC1REG⁽¹⁾: RECEIVE DATA REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
RC1REG<7:0>									
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	
'1' = Bit is set	'0' = Bit is cleared		

bit 7-0 RC1REG<7:0>: Lower eight bits of the received data; read-only; see also RX9D (Register 33-2)

Note 1: RCREG (including the 9th bit) is double buffered, and data is available while new data is being received.

REGISTER 33-5: TX1REG⁽¹⁾: TRANSMIT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
TX1REG<7:0>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TX1REG<7:0>:** Lower eight bits of the received data; read-only; see also RX9D (Register 33-1)

Note 1: TXREG (including the 9th bit) is double buffered, and can be written when previous data has started shifting.

REGISTER 33-6: SP1BRGL⁽¹⁾: BAUD RATE GENERATOR REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SP1BRG<7:0>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SP1BRG<7:0>: Lower eight bits of the Baud Rate Generator

Note 1: Writing to SP1BRG resets the BRG counter.

REGISTER 33-7: SP1BRGH^(1, 2): BAUD RATE GENERATOR HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SP1BR	G<15:8>			
bit 7							bit 0
Legend:							

Legenu.			
R = Readab	le bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is un	changed	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is se	et	'0' = Bit is cleared	

bit 7 SP1BRG<15:8>: Upper eight bits of the Baud Rate Generator

Note 1: SPBRGH value is ignored for all modes unless BAUD1CON<BRG16> is active.

2: Writing to SPBRGH resets the BRG counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE	PEIE						INTEDG	115		
PIR3	_	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	128		
PIE3			RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	119		
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	533		
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	532		
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	534		
RC1REG				RC1RE	G<7:0>				517*		
TX1REG				TX1RE	G<7:0>				515*		
SPB1RGL				SP1BR	G<7:0>				521*		
SPB1RGH				SP1BR	G<15:8>				521*		
RXPPS	—	—	—		F	RXPPS<4:0>			210		
CKPPS	—	_	—		(CXPPS<4:0>			210		
RxyPPS	—	—	_		RxyPPS<4:0>						
CLCxSELy	—	_	—		LCxDyS<4:0>						
MDSRC	—	_	—			MDMS<4:0>			359		

SUMMARY OF REGISTERS ASSOCIATED WITH EUSART **TABLE 33-2:**

Legend: - = unimplemented location, read as '0'. Shaded cells are not used for the EUSART module.

* Page with register information.

TABLE 33-3: BAUD RATE FORMULAS

0	Configuration Bi	ts		Boud Boto Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair.

TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES

					SYNC	; = 0, BRG	I = 0, BRG	616 = 0				
BAUD	Fosc	= 32.00	0 MHz	Foso	= 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc	= 11.059	2 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_		_	_		_	_		
1200	—		—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	—	_	_	—	_	_		_	_	—	_	—

					SYNC	; = 0, BRG	I = 0, BRG	G16 = 0					
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Fosc	: = 3.686	4 MHz	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300		_	_	300	0.16	207	300	0.00	191	300	0.16	51	
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12	
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_	
9600	9615	0.16	12	_	_	_	9600	0.00	5	—	_	_	
10417	10417	0.00	11	10417	0.00	5	—	_	_	_	_	_	
19.2k	_		_	_	_	_	19.20k	0.00	2	_	_	_	
57.6k	—	_	—	—	_	—	57.60k	0.00	0	—	_	—	
115.2k	_	_	_	—	_	_		_	_		—	—	

					SYNC	C = 0, BRG	l = 1, BRO	G16 = 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	Foso	: = 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	_	_		_		_	—			_
1200	—	_	—	—	_	—	—	—	—	—		—
2400	—	_	_	—		—	—	—	—	—		—
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	= 0, BRGH	l = 1, BRO	616 = 0				
BAUD	Fos	c = 8.000	0 MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_	_			_		_	_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	_	_	_	_	—	115.2k	0.00	1	—	—	—

					SYNC	C = 0, BRG	I = 0, BRG	616 = 1				
BAUD	Foso	; = 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	C = 0, BRG	i = 0, BRO	G16 = 1				
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	_	—	—	_		—	115.2k	0.00	1	_		—

TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	'NC = 1,	BRG16 = 1				
BAUD	Foso	: = 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215	
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303	
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151	
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287	
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264	
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143	
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47	
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23	

BAUD RATE	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	_

34.0 REFERENCE CLOCK OUTPUT MODULE

The Reference Clock Output module provides the ability to send a clock signal to the clock reference output pin (CLKR). The Reference Clock Output can also be used as a signal for other peripherals, such as the Data Signal Modulator (DSM).

The Reference Clock Output module has the following features:

- Selectable input clock
- Programmable clock divider
- · Selectable duty cycle

34.1 CLOCK SOURCE

The Reference Clock Output module has a selectable clock source. The CLKRCLK register (Register 34-2) controls which input is used.

34.1.1 CLOCK SYNCHRONIZATION

Once the reference clock enable (CLKREN) is set, the module is ensured to be glitch-free at start-up.

When the Reference Clock Output is disabled, the output signal will be disabled immediately.

Clock dividers and clock duty cycles can be changed while the module is enabled, but glitches may occur on the output. To avoid possible glitches, clock dividers and clock duty cycles should be changed only when the CLKREN is clear.

34.2 PROGRAMMABLE CLOCK DIVIDER

The module takes the selected clock input and divides it based on the value of the CLKRDIV<2:0> bits of the CLKRCON register (Register 34-1).

The following configurations can be made based on the CLKRDIV<2:0> bits:

- Base input clock value
- Input clock divided by 2
- Input clock divided by 4
- Input clock divided by 8
- Input clock divided by 16
- Input clock divided by 32
- Input clock divided by 64
- Input clock divided by 128

The clock divider values can be changed while the module is enabled; however, in order to prevent glitches on the output, the CLKRDIV<2:0> bits should only be changed when the module is disabled (CLKREN = 0).

34.3 SELECTABLE DUTY CYCLE

The CLKRDC<1:0> bits of the CLKRCON register can be used to modify the duty cycle of the output clock. A duty cycle of 25%, 50%, or 75% can be selected for all clock rates, with the exception of the undivided base Fosc value.


The duty cycle can be changed while the module is enabled; however, in order to prevent glitches on the output, the CLKRDC<1:0> bits should only be changed when the module is disabled (CLKREN = 0).

Note: The CLKRDC1 bit is reset to '1'. This makes the default duty cycle 50% and not 0%.


34.4 OPERATION IN SLEEP MODE

The Reference Clock Output module is not affected by Sleep mode. The Reference Clock Output module can still operate during Sleep if the clock source selected by CLKRCLK is also active during Sleep.

FIGURE 34-1: CLOCK REFERENCE BLOCK DIAGRAM







R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CLKREN	CLKREN — — CLKRI)C<1:0>	(CLKRDIV<2:0>	•	
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	set	'0' = Bit is cle	eared				
bit 7	CLKREN:	Reference Clock	Module Enable	e bit			
		rence Clock mod					
	0 = Refe	rence Clock mod	ule is disabled				
bit 6-5	Unimplem	nented: Read as '0'					
bit 4-3	CLKRDC<	:1:0>: Reference	Clock Duty Cy	cle bits ⁽¹⁾			
	11 = Clock	coutputs duty cyc	cle of 75%				
		coutputs duty cyc					
		coutputs duty cyc					
	00 = Clock	coutputs duty cyc	cle of 0%				
bit 2-0		<2:0>: Reference	e Clock Divider	bits			
		It clock divided b					
		It clock divided b					
	•	It clock divided b					
		It clock divided by					
		It clock divided by It clock divided by					
		it clock divided b					
	000 = Inpu		<i>y </i>				
Note 1:	•	r Reference Cloc	k divider value	e of two or larg	or the base cle	ck cannot be fi	urthor dividor

REGISTER 34-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

Note 1: Bits are valid for Reference Clock divider values of two or larger, the base clock cannot be further divided.

				ICE CLOCK S			
U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—				CLKRC	LK<3:0>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is un	changed	x = Bit is unkr	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-4	Unimplem	ented: Read as ')'				
bit 3-0		<3:0>: CLKR Inp	ut bits				
	Clock Selec	ction					
	1111 = Re s	served					
	•						
	•						
	• 1010 = Re s	served					
	1010 = 104						
	1000 = LC:	—					
	0111 = LC						
	0110 = LC [.]						
	0101 = NC						
0011 = MFINTOSC 0010 = LFINTOSC							
	0010 = LFI 0001 = HF						
	0000 = FO						

TABLE 34-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK REFERENCE OUTPUT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLKRCON	CLKREN			CLKRD	KRDC<1:0> CLKRDIV<2:0>				543
CLKRCLK	—	—	_	_	CLKRCLK<3:0>				544
CLCxSELy	—	—	_	LCxDyS<4:0>					290
MDCARH	—	—	_	_	- MDCHS<3:0>				360
MDCARL		_	_	_	— MDCLS<3:0>				361
RxyPPS	_	_	_	RxyPPS<4:0>					211

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the CLKR module.

35.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM refer to the "PIC16(L)F1783XX Memory Programming Specification" (DS400001738).

35.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

35.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See Section 5.4 "MCLR" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

35.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 35-1.






Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 35-2.


For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 35-3 for more information.









36.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 36-4 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

36.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 36-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Prepost increment-decrement mode selection

TABLE 36-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-Out bit
С	Carry bit
DC	Digit Carry bit
Z	Zero bit
PD	Power-Down bit

TABLE 36-3: GENERAL FORMAT FOR INSTRUCTIONS

OPCODE	c	6 1		f (FILE #)	
d = 0 for destir	nation \	N		· · /	
d = 1 for destir f = 7-bit file reg					
Bit-oriented file reg	•			ne	
13	10 9	-	7 6		0
OPCODE	b (I	BIT ‡	#)	f (FILE #)	
b = 3-bit bit ad f = 7-bit file rec		ddre	ss		
iteral and control	operat	tions	5		
General					
13 OPCODE	8	3 7		k (literal)	0
k = 8-bit imme	diata y			it (intertai)	
		aiue			
ALL and GOTO inst		s on	ly		
13 11 OPCODE	10		/lit	eral)	0
k = 11-bit imme	diata		`		
K – TT-DILIMME	eciate v	/aiue			
IOVLP instruction or	nly	7	0		0
13 OPCODE		7	6	k (literal)	0
k = 7-bit imme	diate va	alue		()	
IOVLB instruction or	٦ly		_		0
13 OPCODE			5	4 k (literal)	0
k = 5-bit imme	diate va	alue			,
		aiuc			
RA instruction only 13	9	8			0
OPCODE		-		k (literal)	-
k = 9-bit imme	diate v	alue			
k = 9-bit imme		alue			
k = 9-bit imme	ons		5		0
k = 9-bit imme			5	k (literal)	-
k = 9-bit imme SR Offset instructi 13	ons 7	6	5		-
k = 9-bit imme SR Offset instructi 13 OPCODE	ons 7 e FSR	7 <u>6</u> n			-
k = 9-bit imme SR Offset instructi 13 OPCODE n = appropriat k = 6-bit imme	ons 7 e FSR diate v	/ 6 n alue		k (literal)	-
k = 9-bit imme SR Offset instructi 13 OPCODE n = appropriat k = 6-bit imme TSR Increment instru 13	ons 7 e FSR diate v	/ 6 n alue		k (literal)) 0
k = 9-bit imme SR Offset instructi 13 OPCODE n = appropriat k = 6-bit imme SR Increment instru 13 OPCODE	ons 7 e FSR diate v uctions	/ 6 n alue		k (literal)) 0
k = 9-bit imme SR Offset instructi 13 OPCODE n = appropriat k = 6-bit imme SR Increment instru 13	e FSR diate v uctions e FSR	n n		k (literal)) 0
k = 9-bit imme TSR Offset instructi 13 OPCODE n = appropriat k = 6-bit imme TSR Increment instru 13 OPCODE n = appropriat	e FSR diate v uctions e FSR	n n		k (literal)) 0

Mnen	nonic,	Description	Cycles		14-Bit	Status	Notes		
Oper	ands			MSb I		LSb	LSb Affected		
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
	•	BIT-ORIENTED FILE		RATION	IS	•			
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED	SKIP OPERATIO	NS				1	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	-							T	1
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001			Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k			
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100		kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	1

TABLE 36-4: INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnen	nonic,	Description	Cycles	14-Bit Opcode				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	ATIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby or IDLE mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	1nmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2
Note 1:	If the Pro	ogram Counter (PC) is modified, or a conditional tes	t is true t	he inst	ruction r	requires	two cv	les. The se	cond

TABLE 36-4: INSTRUCTION SET (CONTINUED)

cycle is executed as a NOP.2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

36.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[<i>label</i>]ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h-FFFFh. Moving beyond these bounds will cause the FSR to

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

wrap-around.

added to the 8-bit literal ' \bar{k} ' and the result is placed in the W register.	
	ASRF
Add W and f	Syntax:
[<i>label</i>] ADDWF f,d	Operands:
$0 \leq f \leq 127$	
d ∈ [0,1]	Operation:
(W) + (f) \rightarrow (destination)	
C, DC, Z	
Add the contents of the W register	Status Affected:

ANDWF	AND W with f	
Syntax:	[<i>label</i>] ANDWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(W) .AND. (f) \rightarrow (destination)	
Status Affected:	Z	
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in

register 'f'.

•	register f	-	С

ADDWFC	ADD W and CARRY bit to f

Syntax:	[<i>label</i>]ADDWFC f{,d}	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	
Operation:	$(W) + (f) + (C) \rightarrow dest$	
Status Affected:	C, DC, Z	
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.	

BCF	Bit Clear f	
Syntax:	[label] BCF f,b	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	
Operation:	$0 \rightarrow (f \le b >)$	
Status Affected:	None	
Description:	Bit 'b' in register 'f' is cleared.	

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch	BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>]BRA label	Syntax:	[<i>label</i>]BTFSS f,b
	[<i>label</i>]BRA \$+k	Operands:	$0 \le f \le 127$
Operands:	$-256 \le label - PC + 1 \le 255$		0 ≤ b < 7
-1	$-256 \le k \le 255$	Operation:	skip if (f) = 1
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affected:	None
Status Affected:	None	Description:	If bit 'b' in register 'f' is '0', the next
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.		instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW Relative Branch with W

Syntax:	[<i>label</i>] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<6:3>) \rightarrow PC<14:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W	COMF	Complement f
Syntax:	[label] CALLW	Syntax:	[<i>label</i>] COMF f,d
Operands:	None	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(PC) +1 \rightarrow TOS,$ (W) \rightarrow PC<7:0>,	Operation:	$(\overline{f}) \rightarrow (destination)$
	$(PCLATH<6:0>) \rightarrow PC<14:8>$	Status Affected:	Z
Status Affected:	None	Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle		stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

instruction.

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[<i>label</i>] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

C 🗲	register f	← 0

LSRF	Logical Right Shift	
Syntax:	[<i>label</i>]LSRF f{,d}	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	0 → dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	0→ register f → C	

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f) \rightarrow (dest)$	
Status Affected:	Z	
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	MOVE FSR, 0	
	After Instruction W = value in FSR register Z = 1	

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \leq k \leq 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \leq k \leq 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction
	W = 0x5A
MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \to (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF LATA
	Before Instruction LATA = 0xFF W = 0x4F
	After Instruction
	LATA = 0x4F W = 0x4F
	After Instruction LATA = 0x4F

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31
Operation:	 W → INDFn Effective address is determined by FSR + 1 (preincrement) FSR - 1 (predecrement) FSR + k (relative offset) After the Move, the FSR value will be either: FSR + 1 (all increments) FSR - 1 (all decrements) Unchanged
Status Affected:	None

Mode	Syntax	mm	
Preincrement	++FSRn	00	
Predecrement	FSRn	01	
Postincrement	FSRn++	10	
Postdecrement	FSRn	11	

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP No Operation [label] NOP Syntax: Operands: None Operation: No operation Status Affected: None Description: No operation. Words: 1 Cycles: 1 Example: NOP

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the \overrightarrow{RI} flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt	
Syntax:	[<i>label</i>] RETFIE k	
Operands:	None	
Operation:	$TOS \rightarrow PC,$ 1 \rightarrow GIE	
Status Affected:	None	
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	RETFIE	
	After Interrupt PC = TOS GIE = 1	

RETLW	Return with literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE;W contains table ;offset value • ;W now has table value
TABLE	• • ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • RETLW kn ; End of table

Before Instr	uction	
V	/ =	0x07
After Instruc	tion	
V	/ =	value of k8

RETURN Return from Subroutine

Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Words: Cycles:	1 1
Cycles:	1
Cycles:	1 RLF REG1,0
Cycles:	1 RLF REG1,0 Before Instruction REG1 = 1110 0110 C = 0
Cycles:	1 RLF REG1,0 Before Instruction REG1 = 1110 0110 C = 0 After Instruction
Cycles:	1 RLF REG1,0 Before Instruction REG1 = 1110 0110 C = 0 After Instruction REG1 = 1110 0110 REG1 = 1110 0110
Cycles:	1 RLF REG1,0 Before Instruction REG1 = 1110 0110 C = 0 After Instruction

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \text{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. See Section 8.2 "Sleep Mode" for more information.

SUBLW	Subtract W from literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.

C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	$W<3:0> \le k<3:0>$

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.

C = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$0 \le f \le 127$ d $\in [0,1]$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

TRIS	Load TRIS Register with W
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	(W) \rightarrow TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORLW	Exclusive OR literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.					

XORWF	Exclusive OR W with f						
Syntax:	[<i>label</i>] XORWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	(W) .XOR. (f) \rightarrow (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

37.0 ELECTRICAL SPECIFICATIONS

37.1 Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on pins with respect to Vss	
on VDD pin	
PIC16F18854	-0.3V to +6.5V
PIC16LF18854	-0.3V to +4.0V
on MCLR pin	-0.3V to +9.0V
on all other pins	0.3V to (VDD + 0.3V)
Maximum current	
on Vss pin ⁽¹⁾	
-40°C \leq Ta \leq +85°C	350 mA
$85^{\circ}C < TA \le +125^{\circ}C$	120 mA
on VDD pin for 28-Pin devices ⁽¹⁾	
-40°C \leq Ta \leq +85°C	250 mA
$85^{\circ}C < TA \le +125^{\circ}C$	85 mA
on VDD pin for 40-Pin devices ⁽¹⁾	
-40°C \leq Ta \leq +85°C	350 mA
$85^{\circ}C < TA \le +125^{\circ}C$	120 mA
on any standard I/O pin	±50 mA
Clamp current, Iк (VPIN < 0 or VPIN > VDD)	±20 mA
Total power dissipation ⁽²⁾	800 mW

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 37-6 to calculate device specifications.

2: Power dissipation is calculated as follows:


PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


37.2 Standard Operating Conditions

The standard operating conditions for any device are defined as:	
Operating Voltage: $VDDMIN \le VDD \le VDDMAX$ Operating Temperature:TA_MIN \le TA \le TA_MAX	
VDD - Operating Supply Voltage ⁽¹⁾	
PIC16LF18854	
VDDMIN (Fosc \leq 16 MHz)	+1.8V
VDDMIN (Fosc \leq 32 MHz)	+2.5V
VDDMAX	+3.6V
PIC16F18854	
VDDMIN (Fosc \leq 16 MHz)	+2.3V
VDDMIN (Fosc \leq 32 MHz)	+2.5V
VDDMAX	+5.5V
TA - Operating Ambient Temperature Range	
Industrial Temperature	
TA_MIN	40°C
Та_мах	+85°C
Extended Temperature	
Та_міл	40°C
Та_мах	+125°C
Note 1: See Parameter Supply Voltage, DS Characteristics: Supply Voltage.	









37.3 DC Characteristics

TABLE 37-1:SUPPLY VOLTAGE

PIC16LF18854				Standard Operating Conditions (unless otherwise stated)					
PIC16F1	8854								
Param. No.	Sym.	Characteristic	Min.	Typ.†	Max.	Units	Conditions		
Supply '	Voltage								
D002	Vdd		1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz Fosc > 16 MHz		
D002	Vdd		2.3 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz Fosc ≥ 16 MHz		
RAM Da	ta Retent	tion ⁽¹⁾							
D003	Vdr		1.5		—	V	Device in Sleep mode		
D003	Vdr		1.5		—	V	Device in Sleep mode		
Power-c	on Reset	Release Voltage ⁽²⁾							
D004	VPOR			1.6	_	V	BOR or LPBOR disabled ⁽³⁾		
D004	VPOR		_	1.6	—	V	BOR or LPBOR disabled ⁽³⁾		
Power-c	on Reset	Rearm Voltage ⁽²⁾							
D005	VPORR			0.8	_	V	BOR or LPBOR disabled ⁽³⁾		
D005	VPORR			1.2	_	V	BOR or LPBOR disabled ⁽³⁾		
VDD Ris	e Rate to	ensure internal Power-on I	Reset sig	gnal ⁽²⁾			•		
D006	SVDD		0.05			V/ms	BOR or LPBOR disabled ⁽³⁾		
D006	SVDD		0.05			V/ms	BOR or LPBOR disabled ⁽³⁾		

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 37-3, POR and POR REARM with Slow Rising VDD.

3: Please see Table 37-11 for BOR and LPBOR trip point information.




FIGURE 37-3: POR AND POR REARM WITH SLOW RISING VDD

TABLE 37-2: SUPPLY CURRENT (IDD)^(1,2,4)

PIC16LF	18854		Standard Operating Conditions (unless otherwise					nless otherwise stated)
PIC16F1	8854							
Param.	Cumb al	Device Characteristics	Min	Treet	Max	Unite		Conditions
No.	Symbol	Device Characteristics	Min.	Тур.†	Max.	Units	VDD	Note
D100	IDD _{XT4}	XT = 4 MHz	_	400	650	μA	3.0V	
D100	IDD _{XT4}	XT = 4 MHz	_	450	700	μΑ	3.0V	
D101	IDD _{HFO16}	HFINTOSC = 16 MHz		1.8	2.6	mA	3.0V	
D101	IDD _{HFO16}	HFINTOSC = 16 MHz		1.9	2.7	mA	3.0V	
D102	IDD _{HFOPLL}	HFINTOSC = 32 MHz	_	2.6	4.25	mA	3.0V	
D102	IDD _{HFOPLL}	HFINTOSC = 32 MHz	_	2.7	4.25	mA	3.0V	
D103	IDD _{HSPLL32}	HS+PLL = 32 MHz	_	2.6	4.1	mA	3.0V	
D103	IDD _{HSPLL32}	HS+PLL = 32 MHz	-	2.7	4.1	mA	3.0V	
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	_	1.05	_	mA	3.0V	
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	_	1.15	_	mA	3.0V	
D105	IDD _{DOZE} (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16		1.1	-	mA	3.0V	
D105	IDD _{DOZE} (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	_	1.2	_	mA	3.0V	

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from

rail-to-rail; all I/O pins are outputs driven low; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: IDD_{DOZE} = [IDD_{IDLE}*(N-1)/N] + IDD_{HFO}16/N where N = DOZE Ratio (Register 8-2).

4: PMD bits are all in the default state, no modules are disabled.

TABLE 37-3: POWER-DOWN CURRENT (IPD)^(1,2)

PIC16LF18854					Standard Operating Conditions (unless otherwise stated)						
PIC16F18854				Standard Operating Conditions (unless otherwise stated) VREGPM = 1							
Param.	Cumbal	Davies Characteristics	Min	True	Max.	Max.	Unite		Conditions		
No.	Symbol	Device Characteristics	Min.	Тур.†	+85°C	+125°C	Units	VDD	Note		
D200	IPD	IPD Base		0.05	2	9	μΑ	3.0V			
D200	IPD	IPD Base	_	0.4	4	12	μΑ	3.0V			
D200A			_	10	15	20	μΑ	3.0V	VREGPM = 0		
D201	IPD_WDT	Low-Frequency Internal Oscillator/WDT	-	0.4	—	—	μA	3.0V			
D201	IPD_WDT	Low-Frequency Internal Oscillator/WDT	-	0.6	5	13	μA	3.0V			
D202	IPD_SOSC	Secondary Oscillator (Sosc)		0.6	5	13	μΑ	3.0V			
D202	IPD_SOSC	Secondary Oscillator (Sosc)	_	0.8	8.5	15	μΑ	3.0V			
D203	IPD_FVR	FVR	_	31	65	80	μΑ	3.0V			
D203	IPD_FVR	FVR		32	65	80	μΑ	3.0V			
D204	IPD_BOR	Brown-out Reset (BOR)	_	9	14	18	μΑ	3.0V			
D204	IPD_BOR	Brown-out Reset (BOR)	—	14	19	21	μΑ	3.0V			
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)	_	0.5	3.0	10	μΑ	3.0V			
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)	_	0.7	5.0	13	μΑ	3.0V			
D206	IPD_ADCA	ADC - Active	_	250		_	μΑ	3.0V	ADC is converting (4)		
D206	IPD_ADCA	ADC - Active	—	280	_	—	μΑ	3.0V	ADC is converting ⁽⁴⁾		
D207	IPD_CMP	Comparator	_	30	45	48	μΑ	3.0V			
D207	IPD_CMP	Comparator	_	31	47	50	μA	3.0V			

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to Vss.

3: All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.

4: ADC clock source is FRC.

TABLE 37-4: I/O PORTS

	d Operati	ing Conditions (unless otherwi	se stated)		1		
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D300		with TTL buffer	—	_	0.8	V	$4.5V \le V\text{DD} \le 5.5V$
D301			—		0.15 Vdd	V	$1.8V \leq V\text{DD} < 4.5V$
D302		with Schmitt Trigger buffer			0.2 Vdd	V	$2.0V \le V\text{DD} \le 5.5V$
D303		with I ² C levels		_	0.3 Vdd	V	
D304		with SMBus levels		_	0.8	V	$2.7V \le V\text{DD} \le 5.5V$
D305		MCLR		_	0.2 Vdd	V	
	Viн	Input High Voltage					•
		I/O PORT:					
D320		with TTL buffer	2.0	_	—	V	$4.5V \le V\text{DD} \le 5.5V$
D321			0.25 VDD + 0.8	—	-	V	$1.8V \leq V\text{dd} < 4.5V$
D322		with Schmitt Trigger buffer	0.8 Vdd	_	_	V	$2.0V \le V\text{DD} \le 5.5V$
D323		with I ² C levels	0.7 Vdd		_	V	
D324		with SMBus levels	2.1		_	V	$2.7V \le V\text{DD} \le 5.5V$
D325		MCLR	0.7 Vdd	_	_	V	
	lı∟	Input Leakage Current ⁽¹⁾					
D340		I/O Ports	—	± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C
D341			—	± 5	± 1000	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 125°C
D342		MCLR ⁽²⁾	—	± 50	± 200	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, 85°C
	IPUR	Weak Pull-up Current					•
D350			25	120	200	μA	VDD = 3.0V, VPIN = VSS
	Vol	Output Low Voltage			•	•	
D360		I/O ports	—	_	0.6	V	IOL = 10.0mA, VDD = 3.0V
	Vон	Output High Voltage			•		•
D370		I/O ports	Vdd - 0.7	_	—	V	ЮН = 6.0 mA, VDD = 3.0V
D380	Сю	All I/O pins		5	50	pF	

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined <u>as current sourced by the pin.</u>

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

TABLE 37-5: MEMORY PROGRAMMING SPECIFICATIONS

	d Operatii	ng Conditions (unless otherwise sta	ted)	· · · · · · ·		i	i
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
High Vo	ltage Entr	y Programming Mode Specifications	3				
MEM01	V _{IHH}	Voltage on MCLR/VPP pin to enter programming mode	8	—	9	V	(Note 2, Note 3)
MEM02	I _{PPGM}	Current on MCLR/VPP pin during programming mode	—	1	—	mA	(Note 2)
Program	nming Mo	de Specifications					
MEM10	V_{BE}	VDD for Bulk Erase	—	2.7	—	V	
MEM11	I _{DDPGM}	Supply Current during Programming operation	—	-	10	mA	
Data EE	PROM Me	mory Specifications				•	
MEM20	ED	DataEE Byte Endurance	100k	_	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$
MEM21	T _{D_RET}	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
MEM22	N _{D_REF}	Total Erase/Write Cycles before Refresh	1M	10M	—	E/W	
MEM23	V _{D_RW}	VDD for Read or Erase/Write operation	Vddmin	—	VDDMAX	V	
MEM24	T_{D_BEW}	Byte Erase and Write Cycle Time	—	4.0	5.0	ms	
Program	n Flash Me	emory Specifications				1	
MEM30	E _P	Flash Memory Cell Endurance	10k	—	_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
MEM32	T _{P_RET}	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
MEM33	V _{P_RD}	VDD for Read operation	VDDMIN	—	VDDMAX	V	
MEM34	$V_{P_{REW}}$	VDD for Row Erase or Write operation	VDDMIN	—	VDDMAX	V	
MEM35	T _{P_REW}	Self-Timed Row Erase or Self-Timed Write	-	2.0	2.5	ms	

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Flash Memory Cell Endurance for the Flash memory is defined as: One Row Erase operation and one Self-Timed Write.

2: Required only if CONFIG4, bit LVP is disabled.

3: The MPLAB ICD2 does not support variable VPP output. Circuitry to limit the ICD2 VPP voltage must be placed between the ICD2 and target system when programming or debugging with the ICD2.

TABLE 37-6: THERMAL CHARACTERISTICS

Stanuar	d Operating	Conditions (unless otherwise stated)			
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package
			80	°C/W	28-pin SOIC package
			90	°C/W	28-pin SSOP package
			27.5	°C/W	28-pin UQFN 4x4 mm package
			27.5	°C/W	28-pin QFN 6x6mm package
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package
			24	°C/W	28-pin SOIC package
			24	°C/W	28-pin SSOP package
			24	°C/W	28-pin UQFN 4x4mm package
			24	°C/W	28-pin QFN 6x6mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Τj - Τa)/θja ⁽²⁾


Standard Operating Conditions (unless otherwise stated)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature, TJ = Junction Temperature

37.4 AC Characteristics








TABLE 37-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
ECL Os	ECL Oscillator									
OS1	F _{ECL}	Clock Frequency		—	500	kHz				
OS2	T _{ECL_DC}	Clock Duty Cycle	40	—	60	%				
ECM Oscillator										
OS3	F _{ECM}	Clock Frequency	_	—	8	MHz				
OS4	T _{ECM_DC}	Clock Duty Cycle	40	—	60	%				
ECH Os	cillator	·				•				
OS5	F _{ECH}	Clock Frequency		—	32	MHz				
OS6	T _{ECH_DC}	Clock Duty Cycle	40	—	60	%				
LP Osci	llator									
OS7	F _{LP}	Clock Frequency	—	—	100	kHz	Note 4			
XT Osci	llator									
OS8	F _{XT}	Clock Frequency	—	—	4	MHz	Note 4			
HS Osci	llator									
OS9	F _{HS}	Clock Frequency	—	—	20	MHz	Note 4			
System	Oscillator									
OS20	F _{OSC}	System Clock Frequency		—	32	MHz	(Note 2, Note 3)			
OS21	F _{CY}	Instruction Frequency		Fosc/4		MHz				
OS22	T _{CY}	Instruction Period	125	1/F _{CY}	_	ns				

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on Note 1: characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)".

3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 37.2 "Standard **Operating Conditions**".

4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.

TABLE 37-8: INTERNAL OSCILLATOR PARAMETERS⁽¹⁾

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS50	FHFOSC	Precision Calibrated HFINTOSC Frequency		4 8 12 16 32		MHz	(Note 2)
OS51	FHFOSCLP	Low-Power Optimized HFINTOSC Frequency	_	1 2	_	MHz MHz	
OS52	FMFOSC	Internal Calibrated MFINTOSC Frequency	—	500	—	kHz	
OS53*	FLFOSC	Internal LFINTOSC Frequency	—	31	—	kHz	(Note 3)
OS54*	THFOSCST	HFINTOSC Wake-up from Sleep Start-up Time	_	11 50	20 —	μs μs	VREGPM = 0 ⁽⁴⁾ VREGPM = 1 ⁽⁴⁾
OS56	TLFOSCST	LFINTOSC Wake-up from Sleep Start-up Time		0.2		ms	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

- 2: See Figure 37-6: Precision Calibrated HFINTOSC Frequency Accuracy Over Device VDD and Temperature, Figure 38-78 HFINTOSC Typical Frequency Error, PIC16LF18854 Only and Figure 38-79 HFINTOSC Typical Frequency Error, PIC16F18854 Only.
- **3:** See Figure 38-7 LFINTOSC Frequency, PIC16LF18854 Only and Figure 38-8: LFINTOSC Frequency, PIC16F18854 only.
- 4: On LF devices, the VREGPM bit is unimplemented. On LF devices, the VREGPM=0 parameter applies when either the FVR or BOR are active in Sleep and the VREGPM=1 parameter applies when neither are active in Sleep.

FIGURE 37-6: PRECISION CALIBRATED HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE




TABLE 37-9: PLL SPECIFICATIONS


Standard Operating Conditions (unless otherwise stated) VDD $\ge 2.5V$								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
PLL01	FPLLIN	PLL Input Frequency Range	4	—	8	MHz		
PLL02	FPLLOUT	PLL Output Frequency Range	16	—	32	MHz	Note 1	
PLL03	TPLLST	PLL Lock Time from Start-up	_	200	—	μs		
PLL04	FPLLJIT	PLL Output Frequency Stability (Jitter)	-0.25	—	0.25	%		
*	These p	arameters are characterized but not tested.						

These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: The output frequency of the PLL must meet the Fosc requirements listed in Parameter D002.





Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	_	-	70	ns		
IO2*	T _{CLKOUTL}	CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKOUT		—	72	ns		
IO3*	T _{IO_VALID}	Port output valid time (rising edge Fosc (Q1 cycle) to port valid)	_	50	70	ns		
IO4*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	—	—	ns		
IO5*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge Fosc – Q2 cycle)	50	—	_	ns		
106*	T _{IOR_SLREN}	Port I/O rise time, slew rate enabled	_	25		ns	VDD = 3.0V	
107*	T _{IOR_SLRDIS}	Port I/O rise time, slew rate disabled		5	—	ns	VDD = 3.0V	
IO8*	T _{IOF_SLREN}	Port I/O fall time, slew rate enabled	—	25	—	ns	VDD = 3.0V	
IO9*	T _{IOF_SLRDIS}	Port I/O fall time, slew rate disabled	—	5	—	ns	VDD = 3.0V	
IO10*	T _{INT}	INT pin high or low time to trigger an interrupt	25	—	—	ns		
IO11*	T _{IOC}	Interrupt-on-Change minimum high or low time to trigger interrupt	25	—	—	ns		










TABLE 37-11: RESET, WDT, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW-POWER BROWN-OUT RESET SPECIFICATIONS

Standard	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
RST01*	TMCLR	MCLR Pulse Width Low to ensure Reset	2	_	_	μs					
RST02*	Tioz	I/O high-impedance from Reset detection	—		2	μs					
RST03	Twdt	Watchdog Timer Time-out Period	—	16	_	ms	16 ms Nominal Reset Time				
RST04*	TPWRT	Power-up Timer Period	—	65		ms					
RST05	Tost	Oscillator Start-up Timer Period ^(1,2)	_	1024		Tosc					
RST06	VBOR	Brown-out Reset Voltage ⁽⁴⁾	2.55 2.30 1.80	2.70 2.45 1.90	2.85 2.60 2.10	V V V	BORV = 0 BORV = 1 (PIC16F18854) BORV = 1 (PIC16LF18854)				
RST07	VBORHYS	Brown-out Reset Hysteresis	—	40	—	mV					
RST08	TBORDC	Brown-out Reset Response Time	—	3	—	μs					
RST09	Vlpbor	Low-Power Brown-out Reset Voltage	1.8		2.7	V					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

TABLE 37-12: ANALOG-TO-DIGITAL CONVERTER (ADC) ACCURACY SPECIFICATIONS^(1,2):

	n <mark>g Cond</mark> .0V, TA =	itions (unless otherwise stated) 25°C					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Unit s	Conditions
AD01	NR	Resolution	—	—	10	bit	
AD02	EIL	Integral Error	—	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD03	Edl	Differential Error	—	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD04	EOFF	Offset Error	_	0.5	2.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD05	Egn	Gain Error	_	±0.2	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V
AD06	VADREF	ADC Reference Voltage (ADREF+ - ADREF-)	1.8		Vdd	V	
AD07	VAIN	Full-Scale Range	ADREF-	_	ADREF+	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	_	10	_	kΩ	
AD09	Rvref	ADC Voltage Reference Ladder Impedance	_	10	_	kΩ	Note 3

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.

2: The ADC conversion result never decreases with an increase in the input and has no missing codes.

3: This is the impedance seen by the VREF pads when the external reference pads are selected.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

TABLE 37-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CONVERSION TIMING SPECIFICATIONS


Standard Operating	g Conditions (unless	otherwise stated)
--------------------	----------------------	-------------------

otaria	a opo	failing conditions (ameas otherwise	, Stated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD20	Tad	ADC Clock Period	1		9	μS	Using Fosc as the ADC clock source ADOCS = 0
AD21			1	2	6	μs	Using FRC as the ADC clock source ADOCS = 1
AD22	Тслу	Conversion Time	_	11+3Tcy	—	TAD	Set of GO/DONE bit to Clear of GO/DONE bit
AD23	TACQ	Acquisition Time	_	2	_	μs	
AD24	Тнср	Sample and Hold Capacitor Disconnect Time	_		—	μS	Fosc-based clock source Frc-based clock source

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 37-10: ADC CONVERSION TIMING (ADC CLOCK Fosc-BASED)








TABLE 37-14: COMPARATOR SPECIFICATIONS

<mark>Operating Conditions (unless otherwise stated)</mark> VDD = 3.0V, TA = 25°C											
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
CM01	VIOFF	Input Offset Voltage		-	±30	mV	VICM = VDD/2				
CM02	VICM	Input Common Mode Range	GND	_	Vdd	V					
CM03	CMRR	Common Mode Input Rejection Ratio		50		dB					
CM04	VHYST	Comparator Hysteresis	15	25	35	mV					
CM05	TRESP ⁽¹⁾	Response Time, Rising Edge		300	600	ns					
		Response Time, Falling Edge		220	500	ns					

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: A mode change includes changing any of the control register values, including module enable.

TABLE 37-15: 5-BIT DAC SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DSB01	VLSB	Step Size	—	(VDACREF+ -VDACREF-) /32	_	V				
DSB01	VACC	Absolute Accuracy	—	—	± 0.5	LSb				
DSB03*	RUNIT	Unit Resistor Value	—	5000	_	Ω				
DSB04*	Tst	Settling Time ⁽¹⁾	—	—	10	μS				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

TABLE 37-16: FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS

Standard	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
FVR01	VFVR1	1x Gain (1.024V)	-4	_	+4	%	VDD \ge 2.5V, -40°C to 85°C			
FVR02	VFVR2	2x Gain (2.048V)	-4	_	+4	%	VDD \ge 2.5V, -40°C to 85°C			
FVR03	VFVR4	4x Gain (4.096V)	-5	_	+5	%	VDD \geq 4.75V, -40°C to 85°C			
FVR04	TFVRST	FVR Start-up Time	—	25	_	us				

TABLE 37-17: ZERO CROSS DETECT (ZCD) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param. No.	Sym.	Characteristics	Min	Тур†	Мах	Units	Comments			
ZC01	VPINZC	Voltage on Zero Cross Pin	—	0.75	_	V				
ZC02	IZCD_MAX	Maximum source or sink current	—	—	600	μA				
ZC03	TRESPH	Response Time, Rising Edge	—	1		μs				
	TRESPL	Response Time, Falling Edge	—	1	_	μS				

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 37-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 37-18: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	r d Operating ng Temperatur		nless otherwis ≤ +125°C	e stated)					
Param. No.	Sym.		Characteristic	C	Min.	Typ†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20		_	ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20			ns	
				With Prescaler	10			ns	
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value
45*	T⊤1H	T1CKI High	Synchronous, N	lo Prescaler	0.5 Tcy + 20	_	_	ns	
		Time	Synchronous, with Prescaler		15	_	_	ns	
			Asynchronous		30	_	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	lo Prescaler	0.5 Tcy + 20	_	_	ns	
		Time	Synchronous, v	vith Prescaler	15	_	_	ns	
			Asynchronous		30	_	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value
			Asynchronous		60	—	_	ns	
48	FT1		scillator Input Fre abled by setting		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	lge to Timer	2 Tosc	—	7 Tosc	_	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 37-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 37-19: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param. No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions				
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_		ns					
			With Prescaler	20	_	_	ns					
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20	_	_	ns					
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	_	_	ns	N = prescale value				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 37-20: CONFIGURABLE LOGIC CELL (CLC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le T_A \le +125^{\circ}C$											
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions				
CLC01*	TCLCIN	CLC input time		7	OS17	ns	(Note 1)				
CLC02*	TCLC	CLC module input to output progagation time		24 12		ns ns	Vdd = 1.8V Vdd > 3.6V				
CLC03*	TCLCOUT	CLC output time Rise Time	_	OS18	_		(Note 1)				
		Fall Time	_	OS19	_		(Note 1)				
CLC04*	FCLCMAX	CLC maximum switching frequency	_	32	Fosc	MHz					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Table 37-10 for OS17, OS18 and OS19 rise and fall times.

FIGURE 37-15: EUSART SYNCHRONOUS TRANSMISSION (HOST/CLIENT) TIMING




TABLE 37-21: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard	Operating Co					
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
US120	ТскН2ртV	SYNC XMIT (Host and Client)	_	80	ns	$3.0V \le V\text{DD} \le 5.5V$
		Clock high to data-out valid	_	100	ns	$1.8V \leq V \text{DD} \leq 5.5 V$
US121	TCKRF	Clock out rise time and fall time	_	45	ns	$3.0V \le V\text{DD} \le 5.5V$
		(Host mode)	_	50	ns	$1.8V \le V\text{DD} \le 5.5V$
US122	TDTRF	Data-out rise time and fall time	_	45	ns	$3.0V \le V\text{DD} \le 5.5V$
			_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$

FIGURE 37-16: EUSART SYNCHRONOUS RECEIVE (HOST/CLIENT) TIMING




TABLE 37-22: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
US125	TDTV2CKL	SYNC RCV (Host and Client) Data-setup before CK \downarrow (DT hold time)	10	_	ns		
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15		ns		







FIGURE 37-18: SPI HOST MODE TIMING (CKE = 1, SMP = 1)








FIGURE 37-20: SPI CLIENT MODE TIMING (CKE = 1)




TABLE 37-23: SPI MODE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol Characteristic		Min.	Тур†	Max.	Units	Conditions	
SP70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	2.25*Tcy	—	_	ns		
SP71*	TscH	SCK input high time (Client mode)	Tcy + 20	_	_	ns		
SP72*	TscL	SCK input low time (Client mode)	Tcy + 20	—	_	ns		
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to SCK edge	100	—	—	ns		
SP74*	TscH2DIL, TscL2DIL	Hold time of SDI data input to SCK edge	100	—	—	ns		
SP75*	TDOR	SDO data output rise time		10	25	ns	$3.0V \le V\text{DD} \le 5.5V$	
				25	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$	
SP76*	TDOF	SDO data output fall time		10	25	ns		
SP77*	TssH2doZ	SS↑ to SDO output high-impedance	10		50	ns		
SP78*	TscR	SCK output rise time		10	25	ns	$3.0V \le V\text{DD} \le 5.5V$	
		(Host mode)		25	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$	
SP79*	TscF	SCK output fall time (Host mode)		10	25	ns		
SP80*	TscH2doV,	SDO data output valid after SCK edge			50	ns	$3.0V \le V\text{DD} \le 5.5V$	
	TscL2doV				145	ns	$1.8V \leq V\text{DD} \leq 5.5V$	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge	1 Тсу	—	_	ns		
SP82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	_	_	50	ns		
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 Tcy + 40	—	—	ns		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 37-21: I²C BUS START/STOP BITS TIMING




TABLE 37-24: I²C BUS START/STOP BITS REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	TSU:STA	Start condition	100 kHz mode	4700		—	ns	Only relevant for Repeated Start
		Setup time	400 kHz mode	600	_	_		condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first clock
		Hold time	400 kHz mode	600	_	_	1	pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	—	—	ns	
		Hold time	400 kHz mode	600	_	_		

* These parameters are characterized but not tested.

FIGURE 37-22: I²C BUS DATA TIMING




TABLE 37-25: I²C BUS DATA REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol Thigh	l Characteristic		Min.	Max.	Units	Conditions	
SP100*		Clock high time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz	
			SSP module	1.5Tcy				
SP101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz	
			SSP module	1.5Tcy				
SP102*	Tr	SDA and SCL rise time	100 kHz mode	—	1000	ns		
			400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF	
SP103*	TF	SDA and SCL fall time	100 kHz mode	—	250	ns		
			400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF	
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns		
			400 kHz mode	0	0.9	μs		
SP107*	TSU:DAT	* TSU:DAT Data input se	Data input setup time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100	_	ns		
SP109*	ΤΑΑ	TAA Output valid from		100 kHz mode	—	3500	ns	(Note 1)
		clock	400 kHz mode		_	ns		
SP110*	TBUF		100 kHz mode	4.7		μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmissior can start	
SP111	Св	Bus capacitive loading			400	pF		

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

38.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Unless otherwise noted, all graphs apply to both the L and LF devices.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum", "Max.", "Minimum" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.




FIGURE 38-1: Voн vs. Ioн Over Temperature, Vod = 5.0V, PIC16F18854 Only.




FIGURE 38-2: VOL vs. IOL Over Temperature, VDD = 5.0V, PIC16F18854 Only.




FIGURE 38-3: Voh vs. Ioh Over Temperature, VDD = 3.0V.




FIGURE 38-4: Vol. vs. Iol. Over Temperature, VDD = 3.0V.




FIGURE 38-5:VOH vs. IOH OverTemperature, VDD = 1.8V, PIC16LF18854 Only.






FIGURE 38-6: VOL vs. IOL Over Temperature, VDD = 1.8V, PIC16LF18854 Only.








FIGURE 38-8: LFINTOSC Frequen PIC16F18854 Only.




FIGURE 38-9: WDT Time-Out Period, PIC16F18854 Only.




FIGURE 38-10: WDT Time-Out Period PIC16LF18854 Only.




FIGURE 38-11: Brown-Out Reset Voltage, Trip Point (BORV = 00).




FIGURE 38-12: Brown-Out Reset Hysteresis, Low Trip Point (BORV = 00).




FIGURE 38-13: Brown-Out Reset Voltage, Trip Point (BORV = 01).




FIGURE 38-14: Brown-Out Reset Hysteresis, Trip Point (BORV = 01).




FIGURE 38-15: Brown-Out Reset Voltage, Trip Point (BORV = 1x).




FIGURE 38-16: Brown-Out Reset Hysteresis, Trip Point (BORV = 1x).




FIGURE 38-17: Brown-Out Reset Voltage, Trip Point (BORV = 11).






FIGURE 38-18: Brown-Out Reset Hysteresis, Trip Point (BORV = 11), PIC16LF18854 Only.








FIGURE 38-20: LPBOR Reset Hysteresis, PIC16LF18854 Only.




FIGURE 38-21: PWRT Period, PIC16F18854 Only.




FIGURE 38-22: PWRT Period, PIC16LF18854 Only.




FIGURE 38-23: POR Release Voltage.




FIGURE 38-24: POR Rearm Voltage, VREGPM1 = 0, PIC16F18854 Only.




FIGURE 38-25: POR Rearm Voltage, VREGPM1 = 1, PIC16F18854 Only.




FIGURE 38-26: POR Rearm Voltage, Normal Power Mode, PIC16LF18854 Only.




FIGURE 38-27: Wake From Sleep, VREGPM = 0, HFINTOSC = 4 MHz, PIC16F18854 Only.




FIGURE 38-28: Wake From Sleep, VREGPM = 1, HFINTOSC = 4 MHz, PIC16F18854 Only.




FIGURE 38-29: Wake From Sleep, VREGPM = 0, HFINTOSC = 16 MHz, PIC16F18854 Only.




FIGURE 38-30: Wake From Sleep, VREGPM = 1, HFINTOSC = 16 MHz, PIC16F18854 Only.




FIGURE 38-31: Wake From Sleep, VREGPM = 1, LFINTOSC, PIC16F18854 Only.





FIGURE 38-32: Wake From Sleep, LFINTOSC, PIC16LF18854 Only.



 $TAD = 1 \ \mu S, \ 25^{\circ}C.$




FIGURE 38-34: ADC, DNL, VDD = 3.0V, TAD = 4 μ S, 25°C.




FIGURE 38-35: ADC, INL, VDD = 3.0V, TAD = 1 μ S, 25°C.




FIGURE 38-36: ADC, INL, VDD = 3.0V, TAD = 4 μ S, 25°C.




FIGURE 38-37: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, VREF = 3.0V.




FIGURE 38-38: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, VREF = 3.0V.




FIGURE 38-39: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, TAD = $1 \mu S$.




FIGURE 38-40: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 1μ S.




FIGURE 38-41: Temp. Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F18854 Only.




FIGURE 38-42: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F18854 Only.




FIGURE 38-43: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16LF18854 Only.




FIGURE 38-44: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 5.5V, PIC16F18854 Only.




FIGURE 38-45: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.6V.




FIGURE 38-46: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.0V.




FIGURE 38-47: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.6V.




FIGURE 38-48: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.0V.




FIGURE 38-49: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 2.3V.




FIGURE 38-50: Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values.




FIGURE 38-51: Comparator Offset, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values at 25°C.




FIGURE 38-52: Comparator Offset, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values from -40°C to 125°C.




FIGURE 38-53: Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 5.5V, Typical Measured Values, PIC16F18854 Only.




FIGURE 38-54: Comparator Offset, NP Mode (CxSP = 1), VDD = 5.0V, Typical Measured Values at 25°C, PIC16F18854 Only.




FIGURE 38-55: Comparator Offset, NP Mode (CxSP = 1), VDD = 5.5V, Typical Measured Values from -40°C to 125°C, PIC16F18854 Only.




FIGURE 38-56: Comparator Response Time Over Voltage, NP Mode (CxSP = 1), Typical Measured Values, PIC16LF18854 Only.




FIGURE 38-57: Comparator Response Time Over Voltage, NP Mode (CxSP = 1), Typical Measured Values, PIC16F18854 Only.




FIGURE 38-58: Typical DAC DNL Error, VDD = 3.0V, VREF = External 3V.




FIGURE 38-59: Typical DAC INL Error, VDD = 3.0V, VREF = External 3V.




FIGURE 38-60: Typical DAC DNL Error, VDD = 5.0V, VREF = External 5V, PIC16F18854 Only.




FIGURE 38-61: Typical DAC INL Error, VDD = 5.0V, VREF = External 5V, PIC16F18854 Only.




FIGURE 38-62: DAC INL Error, VDD = 3.0V, PIC16LF18854 Only.




FIGURE 38-63: ADC RC Oscillator Period, PIC16LF18854 Only.




FIGURE 38-64: ADC RC Oscillator Period, PIC16F18854 Only.




FIGURE 38-65: Band Gap Ready Time, PIC16LF18854 Only.




FIGURE 38-66: BOR Response Time, PIC16LF18854 Only.




FIGURE 38-67: BOR Response Time, PIC16F18854 Only.




FIGURE 38-68: Comparator Response Time, Falling Edge, PIC16LF18854 Only.




FIGURE 38-69: Comparator Response Time, Falling Edge, PIC16F18854 Only.




FIGURE 38-70: Comparator Response Time, Rising Edge, PIC16LF18854 Only.




FIGURE 38-71: Comparator Response Time, Rising Edge, PIC16F18854 Only.




FIGURE 38-72: FVR Stabilization Period, PIC16LF18854 Only.




FIGURE 38-73: Typical FVR Voltage 1x, PIC16LF18854 Only.




FIGURE 38-74: FVR Voltage Error 1x, PIC16F18854 Only.




FIGURE 38-75: FVR Voltage Error 2x, PIC16LF18854 Only.




FIGURE 38-76: FVR Voltage Error 2x, PIC16F18854 Only.




FIGURE 38-77: FVR Voltage Error 4x, PIC16F18854 Only.





FIGURE 38-78: HFINTOSC Typical Frequency Error, PIC16LF18854 Only.



Frequency Error, PIC16F18854 Only.




FIGURE 38-80: HFINTOSC Frequency Error, VDD = 3.0V.




FIGURE 38-81:

Schmitt Trigger High Values.




FIGURE 38-82: Schmitt Trigger Low Values.





FIGURE 38-83: Input Level, TTL.






FIGURE 38-85: Fall Time, Slew Rate Control Enabled.




FIGURE 38-86: Rise Time, Slew Rate Control Disabled.



Disabled.




FIGURE 38-88: OSCTUNE Center Frequency, PIC16LF18854 Only.




FIGURE 38-89: Weak Pull-up Current, PIC16F18854 Only.




FIGURE 38-90: Weak Pull-up Current, PIC16LF18854 Only.

39.0 DEVELOPMENT SUPPORT

Move a design from concept to production in record time with Microchip's award-winning development tools. Microchip tools work together to provide state of the art debugging for any project with easy-to-use Graphical User Interfaces (GUIs) in our free MPLAB[®] X and Atmel Studio Integrated Development Environments (IDEs), and our code generation tools. Providing the ultimate ease-of-use experience, Microchip's line of programmers, debuggers and emulators work seamlessly with our software tools. Microchip development boards help evaluate the best silicon device for an application, while our line of third party tools round out our comprehensive development tool solutions.


Microchip's MPLAB X and Atmel Studio ecosystems provide a variety of embedded design tools to consider, which support multiple devices, such as $PIC^{@}$ MCUs, $AVR^{@}$ MCUs, SAM MCUs and $dsPIC^{@}$ DSCs. MPLAB X tools are compatible with Windows[®], Linux[®] and Mac[®] operating systems while Atmel Studio tools are compatible with Windows.

Go to the following website for more information and details:

https://www.microchip.com/development-tools/


40.0 PACKAGING INFORMATION

40.1 Package Marking Information



Legend:	XXX	Customer-specific information Year code (last digit of calendar year)					
	r YY WW NNN @3 *	Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.					
	: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.						

40.1 Package Marking Information (Continued)




40.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			INCHES			
	Dimension Limits	MIN	NOM	MAX			
Number of Pins	N		28				
Pitch	e		.100 BSC				
Top to Seating Plane	А	-	-	.200			
Molded Package Thickness	A2	.120	.135	.150			
Base to Seating Plane	A1	.015	-	_			
Shoulder to Shoulder Width	E	.290	.310	.335			
Molded Package Width	E1	.240	.285	.295			
Overall Length	D	1.345	1.365	1.400			
Tip to Seating Plane	L	.110	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.050	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	-	-	.430			


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	Α	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E		10.30 BSC			
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28	•	
Pitch	е		0.65 BSC		
Overall Height	А	_	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	Ш		0.65 BSC	
Contact Pad Spacing	C			
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length






Microchip Technology Drawing C04-105C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	М	ILLIMETERS	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.55 2.65 2.75		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30 0.40 0.50		
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length





	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	W2			2.35
Optional Center Pad Length	T2			2.35
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision E (11/2020)

Updated Figures 10-5, 20-1, and 20-3; Tables 6-1, 9-2, 13-1, 28-4, and 37-18; Registers 4-3, 6-4, 6-7, 13-2, 18-3, 18-4, and 20-8; and Sections 12.8.1, 18.2, 19.1.9, 24.4, and 28.8.

Removed Register 26-6 (duplicate). Corrected various typos.

Revision D (08/2018)

Updated Table 37-2 and 37-3, updating specifications D100, D102, D103 and D203 to properly match silicon data.

Revision C (01/2018)

Updated Registers 4-2 and 23-8; Sections 12.3 and 29.1; and Tables 1-2, 22-2, 29-3, 37-2, 37-3 and 37-12. Removed Section 12.8.5 (duplicate). Corrected various typos.

Revision B (06/2017)

Removed Preliminary Status - Added Char Graphs; Updated Cover Page. Figures 6-1, 23-2, 27-1, 28-1, 29-2, 29-3, 29-8, 29-9, 29-10, 29-11, 29-12, 29-13, 32-14, 32-15, 32-18, and 37-10; Registers 4-1, 4-3, 6-3, 8-2, 9-2, 12-2, 12-4, 12-6, 12-12, 12-14, 12-16, 20-9, 23-1, 23-3, 23-4, 27-2, 28-1, 28-3, 29-1, 31-4, 31-5, 31-6, 31-7, 34-1, and 34-2; Sections 9.1, 10.4.3, 21.5, 23.1.1, 23.1.4, 23.4.4, 23.5.2, 23.5.3, 29.1, 29.2, 31.6, 32.1.1, 32.6.9, 34.2, and 34.4; Tables 10-2, 20-2, 23-1, 23-2, 31-3, 36-4, 37-3, 37-5, 37-11 and 37-13.

Added Figure 37-11. Added Section 6.2.2.4 MFINTOSC, 21.5.1 Correction by AC Coupling. Added Section 28.4: Timer1 16-Bit Read/Write Mode.

Updated Instruction Sets MOVWF and NOP.

Removed Figure 37-11.

Revision A (01/2016)

Initial release of the document.

THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device: PIC16F18854; PIC16LF18854 Tape and Reel Blank = Standard packaging (tube or tray) Option: T = Tape and Reel ⁽¹⁾ Temperature I = -40°C to +85°C (Industrial) Range: E = -40°C to +125°C (Extended) Package: ⁽²⁾ ML = 28-lead QFN 6x6mmMV=28-lead UQFN 4x4x0.5mm SO = 28-lead SOIC SP = 28-lead SOIP SS = 28-lead SSOP Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise) Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise)	PART NO.	[X] ⁽¹⁾ Tape and Reel Option	Temperature Range	/XX Package	XXX Pattern	a)	Exter SPDI	6F18854- E/SP ided temperature P package
Option: T = Tape and Reel ⁽¹⁾ T Temperature Range: I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended) Package: ⁽²⁾ ML = 28-lead QFN 6x6mmMV=28-lead UQFN 4x4x0.5mm SO = 28-lead SOIC SP = 28-lead SOIC SP = 28-lead SOP Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise) Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise)	Device:	PIC16F18854	; PIC16LF18854			0)	Indus	trial temperature
Range: E = -40°C to +125°C (Extended) Package: ML = 28-lead QFN 6x6mmMV=28-lead UQFN 4x4x0.5mm SO = 28-lead SOIC SP SP = 28-lead SPDIP SS = 28-lead SOP Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise) Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise)				ube or tray)				
4x4x0.5mm SO = 28-lead SOIC SP = 28-lead SPDIP SS = 28-lead SSOP Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise) Pattern: QTP, SQTP, Code or Special Requirements (blank otherwise) 28. SOP 28. SOP 29. SOP 20. SOP 21. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 22. Small form-factor packaging options may be available. Please check www.microchip.com/packaging for								
		4 SO = 28- SP = 28- SS = 28- QTP, SQTP, C	x4x0.5mm lead SOIC lead SPDIP lead SSOP		FN	Note		the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small form-factor packaging options may be available. Please check www.microchip.com/packaging for

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE. HOWEVER CAUSED. EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES. IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7024-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-3-6880- 3770 Korea - Daegu

Korea - Seoul

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Tel: 84-28-5448-2100

Tel: 31-416-690399

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 82-53-744-4301

Malaysia - Kuala Lumpur

Malaysia - Penang

Philippines - Manila

Singapore

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 66-2-694-1351

Vietnam - Ho Chi Minh

EUROPE Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700 Germany - Haan

Tel: 49-2129-3766400 Germany - Heilbronn

Tel: 49-7131-72400 Germany - Karlsruhe

Tel: 49-721-625370 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen

Fax: 31-416-690340

Tel: 40-21-407-87-50

Spain - Madrid

Sweden - Gothenberg