

PIC10F200/202/204/206 Data Sheet

6-Pin, 8-Bit Flash Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION. INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2004-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620775813

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



6-Pin, 8-Bit Flash Microcontrollers

Devices Included In This Data Sheet:

PIC10F200PIC10F204PIC10F202PIC10F206

High-Performance RISC CPU:

- · Only 33 single-word instructions to learn
- All single-cycle instructions except for program branches, which are two-cycle
- · 12-bit wide instructions
- · 2-level deep hardware stack
- Direct, Indirect and Relative Addressing modes for data and instructions
- · 8-bit wide data path
- · 8 Special Function Hardware registers
- · Operating speed:
 - 4 MHz internal clock
 - 1 μs instruction cycle

Special Microcontroller Features:

- · 4 MHz precision internal oscillator:
 - Factory calibrated to ±1%
- In-Circuit Serial Programming™ (ICSP™)
- · In-Circuit Debugging (ICD) support
- · Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with dedicated on-chip RC oscillator for reliable operation
- · Programmable code protection
- Multiplexed MCLR input pin
- · Internal weak pull-ups on I/O pins
- · Power-Saving Sleep mode
- · Wake-up from Sleep on pin change

Low-Power Features/CMOS Technology:

- · Operating Current:
 - < 175 μ A @ 2V, 4 MHz, typical
- · Standby Current:
 - 100 nA @ 2V, typical
- · Low-power, high-speed Flash technology:
 - 100,000 Flash endurance
 - > 40 year retention
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- · Wide temperature range:
 - Industrial: -40°C to +85°CExtended: -40°C to +125°C
- Exterioca. 40 O to 1120 O

Peripheral Features (PIC10F200/202):

- 4 I/O pins:
 - 3 I/O pins with individual direction control
 - 1 input-only pin
 - High current sink/source for direct LED drive
 - Wake-on-change
 - Weak pull-ups
- 8-bit real-time clock/counter (TMR0) with 8-bit programmable prescaler


Peripheral Features (PIC10F204/206):

- 4 I/O pins:
 - 3 I/O pins with individual direction control
 - 1 input-only pin
 - High current sink/source for direct LED drive
 - Wake-on-change
 - Weak pull-ups
- 8-bit real-time clock/counter (TMR0) with 8-bit programmable prescaler
- 1 Comparator:
 - Internal absolute voltage reference
 - Both comparator inputs visible externally
 - Comparator output visible externally


TABLE 1-1: PIC10F20X MEMORY AND FEATURES

| D anie | Program Memory | Data Memory | 1/0 | Timers | Comparator | |
|---------------|----------------|--------------|-----|--------|------------|--|
| Device | Flash (words) | SRAM (bytes) | I/O | 8-bit | | |
| PIC10F200 | 256 | 16 | 4 | 1 | 0 | |
| PIC10F202 | 512 | 24 | 4 | 1 | 0 | |
| PIC10F204 | 256 | 16 | 4 | 1 | 1 | |
| PIC10F206 | 512 | 24 | 4 | 1 | 1 | |

SOT-23 Pin Diagrams



8-Pin PDIP Pin Diagrams



8-Pin DFN Pin Diagrams




Table of Contents

| 1.0 | General Description | 5 |
|-------|---|----|
| 2.0 | PIC10F200/202/204/206 Device Varieties | 7 |
| 3.0 | Architectural Overview | 9 |
| 4.0 | Memory Organization | |
| 5.0 | I/O Port. | |
| 6.0 | Timer0 Module and TMR0 Register (PIC10F200/202) | 29 |
| 7.0 | Timer0 Module and TMR0 Register (PIC10F204/206) | |
| 8.0 | Comparator Module | |
| 9.0 | Special Features of the CPU | |
| 10.0 | Instruction Set Summary | 51 |
| 11.0 | Development Support. | |
| 12.0 | Electrical Characteristics | |
| 13.0 | DC and AC Characteristics Graphs and Tables. | 73 |
| 14.0 | Packaging Information | 81 |
| | | |
| The I | /licrochip Web Site | 93 |
| Custo | omer Change Notification Service | 93 |
| | omer Support | |
| Produ | uct Identification System | 95 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 GENERAL DESCRIPTION

The PIC10F200/202/204/206 devices from Microchip Technology are low-cost, high-performance, 8-bit, fully-static, Flash-based CMOS microcontrollers. They employ a RISC architecture with only 33 single-word/single-cycle instructions. All instructions are single cycle (1 μs) except for program branches, which take two cycles. The PIC10F200/202/204/206 devices deliver performance in an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy-to-use and easy to remember instruction set reduces development time significantly.

The PIC10F200/202/204/206 products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. INTRC Internal Oscillator mode is provided, thereby preserving the limited number of I/O available. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC10F200/202/204/206 devices are available in cost-effective Flash, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC10F200/202/204/206 products are supported by a full-featured macro assembler, a software simulator, an in-circuit debugger, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM $^{\circledR}$ PC and compatible machines.

1.1 Applications

The PIC10F200/202/204/206 devices fit in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers well suited for applications with space limitations. Low cost, low power, high performance, ease-of-use and I/O flexibility make the PIC10F200/202/204/206 devices very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and coprocessor applications).

TABLE 1-1: PIC10F200/202/204/206 DEVICES

| | | PIC10F200 | PIC10F202 | PIC10F204 | PIC10F206 |
|-------------|--------------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 4 | 4 | 4 | 4 |
| Memory | Flash Program Memory | 256 | 512 | 256 | 512 |
| | Data Memory (bytes) | 16 | 24 | 16 | 24 |
| Peripherals | Timer Module(s) | TMR0 | TMR0 | TMR0 | TMR0 |
| | Wake-up from Sleep on Pin Change | Yes | Yes | Yes | Yes |
| | Comparators | 0 | 0 | 1 | 1 |
| Features | I/O Pins | 3 | 3 | 3 | 3 |
| | Input-Only Pins | 1 | 1 | 1 | 1 |
| | Internal Pull-ups | Yes | Yes | Yes | Yes |
| | In-Circuit Serial Programming™ | Yes | Yes | Yes | Yes |
| | Number of Instructions | 33 | 33 | 33 | 33 |
| | Packages | 6-pin SOT-23 8-pin PDIP, DFN |

The PIC10F200/202/204/206 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

The PIC10F200/202/204/206 device uses serial programming with data pin GP0 and clock pin GP1.

NOTES:

2.0 PIC10F200/202/204/206 DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC10F200/202/204/206 Product Identification System at the back of this data sheet to specify the correct part number.

2.1 Quick Turn Programming (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who choose not to program medium-to-high quantity units and whose code patterns have stabilized. The devices are identical to the Flash devices but with all Flash locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.2 Serialized Quick Turn ProgrammingSM (SQTPSM) Devices

Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry code, password or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC10F200/202/204/206 devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC10F200/202/204/206 devices use a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architectures where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12 bits wide, making it possible to have all single-word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (1 µs @ 4 MHz) except for program branches.

The table below lists program memory (Flash) and data memory (RAM) for the PIC10F200/202/204/206 devices.

TABLE 3-1: PIC10F2XX MEMORY

| Device | Memory | | | | |
|-----------|----------|--------|--|--|--|
| Device | Program | Data | | | |
| PIC10F200 | 256 x 12 | 16 x 8 | | | |
| PIC10F202 | 512 x 12 | 24 x 8 | | | |
| PIC10F204 | 256 x 12 | 16 x 8 | | | |
| PIC10F206 | 512 x 12 | 24 x 8 | | | |

The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/204/206 devices have a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of "special optimal situations" make programming with the PIC10F200/202/204/206 devices simple, yet efficient. In addition, the learning curve is reduced significantly.

The PIC10F200/202/204/206 devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is 8 bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, one operand is typically the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC) and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the ${\tt SUBWF}$ and ${\tt ADDWF}$ instructions for examples.

A simplified block diagram is shown in Figure 3-1 and Figure 3-2, with the corresponding device pins described in Table 3-2.

FIGURE 3-1: PIC10F200/202 BLOCK DIAGRAM



9-10 8 **GPIO** Data Bus Program Counter Flash GP0/ICSPDAT/CIN+ 512 x12 or GP1/ICSPCLK/CIN-256 x12 RAM 24 or 16 GP2/T0CKI/COUT/FOSC4 Program Stack 1 $\mathsf{GP3/}\overline{\mathsf{MCLR}}\mathsf{/VPP}$ Memory bytes Stack 2 File Registers Program 12 RAM Addr **₩** 9 Addr MUX Instruction Reg 5-7 Indirect Addr Direct Addr FSR Reg STATUS Reg 8 MUX Device Reset Timer Instruction Power-on Reset Decode & Control ALU Watchdog 8 Timing Generation W Reg Internal RC Clock CIN+ Comparator Timer0 CIN- \times MCLR VDD, VSS ►X COUT

FIGURE 3-2: PIC10F204/206 BLOCK DIAGRAM

TABLE 3-2: PIC10F200/202/204/206 PINOUT DESCRIPTION

| Name | Function | Input Type | Output Type | Description |
|------------------|----------|---------------|----------------|---|
| GP0/ICSPDAT/CIN+ | GP0 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPDAT | ST | CMOS | In-Circuit Serial Programming [™] data pin. |
| | CIN+ | AN | _ | Comparator input (PIC10F204/206 only). |
| GP1/ICSPCLK/CIN- | GP1 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPCLK | ST | CMOS | In-Circuit Serial Programming clock pin. |
| | CIN- | AN | _ | Comparator input (PIC10F204/206 only). |
| GP2/T0CKI/COUT/ | GP2 | TTL | CMOS | Bidirectional I/O pin. |
| FOSC4 | T0CKI | ST | _ | Clock input to TMR0. |
| | COUT | _ | CMOS | Comparator output (PIC10F204/206 only). |
| | FOSC4 | _ | CMOS | Oscillator/4 output. |
| GP3/MCLR/VPP | GP3 | TTL | _ | Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | MCLR | ST | _ | Master Clear (Reset). When configured as MCLR, this pin is an active-low Reset to the device. Voltage on GP3/MCLR/VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR. |
| | VPP | HV | _ | Programming voltage input. |
| VDD | VDD | Р | _ | Positive supply for logic and I/O pins. |
| Vss | Vss | Р | _ | Ground reference for logic and I/O pins. |

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, AN = Analog input

3.1 Clocking Scheme/Instruction Cycle

The clock is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.


3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-3: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

NOTES:

4.0 MEMORY ORGANIZATION


The PIC10F200/202/204/206 memories are organized into program memory and data memory. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization for the PIC10F200/204

The PIC10F200/204 devices have a 9-bit Program Counter (PC) capable of addressing a 512 \times 12 program memory space.

Only the first 256 x 12 (0000h-00FFh) for the PIC10F200/204 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wraparound within the first 256 x 12 space (PIC10F200/204). The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC10F200/204




4.2 Program Memory Organization for the PIC10F202/206

The PIC10F202/206 devices have a 10-bit Program Counter (PC) capable of addressing a 1024 x 12 program memory space.

Only the first 512 x 12 (0000h-01FFh) for the PIC10F202/206 are physically implemented (see Figure 4-2). Accessing a location above these boundaries will cause a wraparound within the first 512 x 12 space (PIC10F202/206). The effective Reset vector is at 0000h (see Figure 4-2). Location 01FFh (PIC10F202/206) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-2: PROGRAM MEMORY MAP
AND STACK FOR THE



4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O register (GPIO) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose registers are used for data and control information under command of the instructions.


For the PIC10F200/204, the register file is composed of 7 Special Function registers and 16 General Purpose registers (see Figure 4-3 and Figure 4-4).

For the PIC10F202/206, the register file is composed of 8 Special Function registers and 24 General Purpose registers (see Figure 4-4).

4.3.1 GENERAL PURPOSE REGISTER FILE


The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".

FIGURE 4-3: PIC10F200/204 REGISTER FILE MAP



- Note 1: Not a physical register. See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".
 - **2:** PIC10F204 only. Unimplemented on the PIC10F200 and reads as 00h.
 - 3: Unimplemented, read as 00h.

FIGURE 4-4: PIC10F202/206 REGISTER FILE MAP



- Note 1: Not a physical register. See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".
 - **2:** PIC10F206 only. Unimplemented on the PIC10F202 and reads as 00h.

4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC10F200/202/204/206)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset ⁽²⁾ | Page # |
|--------------------|----------|-------------|---------------------|-----------|---------|----------------------|-------|-------|-------|--|--------|
| 00h | INDF | Uses Cont | ents of FSF | xxxx xxxx | 23 | | | | | | |
| 01h | TMR0 | 8-bit Real- | Time Clock | /Counter | | | | | | xxxx xxxx | 29, 33 |
| 02h ⁽¹⁾ | PCL | Low-order | 8 bits of PC | ; | | | | | | 1111 1111 | 22 |
| 03h | STATUS | GPWUF | CWUF ⁽⁵⁾ | _ | TO | PD | Z | DC | С | 00-1 1xxx ⁽³⁾ | 19 |
| 04h | FSR | Indirect Da | ata Memory | Address I | Pointer | | | | | 111x xxxx | 23 |
| 05h | OSCCAL | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | FOSC4 | 1111 1110 | 21 |
| 06h | GPIO | - | - | _ | _ | GP3 | GP2 | GP1 | GP0 | xxxx | 25 |
| 07h ⁽⁴⁾ | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | 34 |
| N/A | TRISGPIO | _ | _ | | _ | I/O Control Register | | | | 1111 | 37 |
| N/A | OPTION | GPWU | GPPU | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 20 |

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

- Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.7 "Program Counter" for an explanation of how to access these bits.
 - 2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.
 - 3: See Table 9-1 for other Reset specific values.
 - 4: PIC10F204/206 only.
 - 5: PIC10F204/206 only. On all other devices, this bit is reserved and should not be used.

4.4 STATUS Register

This register contains the arithmetic status of the ALU, the Reset status and the page preselect bit.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

W = Writable bit

'1' = Bit is set

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u\ u1uu$ (where u = unchanged).

Therefore, it is recommended that only BCF, BSF and MOVWF instructions be used to alter the STATUS register. These instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect Status bits, see **Section 10.0 "Instruction Set Summary"**.

x = Bit is unknown

REGISTER 4-1: STATUS REGISTER

Legend:

R = Readable bit

-n = Value at POR

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
|-------|---------------------|-------|-----|-----|-------|-------|-------|
| GPWUF | CWUF ⁽¹⁾ | _ | TO | PD | Z | DC | С |
| bit 7 | | | | | | | bit 0 |

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

| bit 7 | GPWUF: GPIO Reset bit |
|-------|--|
| | 1 = Reset due to wake-up from Sleep on pin change |
| | 0 = After power-up or other Reset |
| bit 6 | CWUF: Comparator Wake-up on Change Flag bit ⁽¹⁾ |
| | 1 = Reset due to wake-up from Sleep on comparator change |
| | 0 = After power-up or other Reset conditions. |
| bit 5 | Reserved: Do not use. Use of this bit may affect upward compatibility with future products. |
| bit 4 | TO: Time-out bit |
| | 1 = After power-up, CLRWDT instruction or SLEEP instruction |
| | 0 = A WDT time-out occurred |
| bit 3 | PD: Power-Down bit |
| | 1 = After power-up or by the CLRWDT instruction |
| | 0 = By execution of the SLEEP instruction |
| bit 2 | Z : Zero bit |
| | 1 = The result of an arithmetic or logic operation is zero |
| | 0 = The result of an arithmetic or logic operation is not zero |
| bit 1 | DC: Digit Carry/Borrow bit (for ADDWF and SUBWF instructions) |
| | ADDWF: |
| | 1 = A carry from the 4th low-order bit of the result occurred |
| | 0 = A carry from the 4th low-order bit of the result did not occur SUBWF: |
| | 1 = A borrow from the 4th low-order bit of the result did not occur |
| | 0 = A borrow from the 4th low-order bit of the result occurred |
| bit 0 | C: Carry/Borrow bit (for ADDWF, SUBWF and RRF, RLF instructions) |
| | ADDWF: SUBWF: RRF_OF RLF: |
| | 1 = A carry occurred $1 = A$ borrow did not occur Load bit with LSb or MSb, respectively |
| | 0 = A carry did not occur 0 = A borrow occurred |
| | |

4.5 **OPTION Register**

Legend:

R = Readable bit

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.

Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU and GPWU).

Note: If the TOCS bit is set to '1', it will override the TRIS function on the T0CKI pin.

U = Unimplemented bit, read as '0'

REGISTER 4-2: OPTION REGISTER

| W-1 | W-1 | W-1 | W-1 | W-1 | W-1 | W-1 | W-1 |
|-------|------|------|------|-----|-----|-----|-------|
| GPWU | GPPU | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared

x = Bit is unknown

bit 7 GPWU: Enable Wake-up on Pin Change bit (GP0, GP1, GP3)

> 1 = Disabled 0 = Enabled

GPPU: Enable Weak Pull-ups bit (GP0, GP1, GP3) bit 6

> 1 = Disabled 0 = Enabled

bit 5 T0CS: Timer0 Clock Source Select bit

1 = Transition on T0CKI pin (overrides TRIS on the T0CKI pin)

0 = Transition on internal instruction cycle clock, Fosc/4

bit 4 T0SE: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on the T0CKI pin

0 = Increment on low-to-high transition on the T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler assigned to the WDT

0 = Prescaler assigned to Timer0

bit 2-0 PS<2:0>: Prescaler Rate Select bits

| Bit Value | Timer0 Rate WDT Rate | | | | |
|-----------|----------------------|---------|--|--|--|
| 000 | 1:2 | 1:1 | | | |
| 001 | 1:4 | 1:2 | | | |
| 010 | 1:8 | 1:4 | | | |
| 011 | 1:16 | 1:8 | | | |
| 100 | 1:32 | 1:16 | | | |
| 101 | 1:64 | 1:32 | | | |
| 110 | 1:128 | 1:64 | | | |
| 111 | 1:256 | 1 : 128 | | | |

DS40001239E-page 20

4.6 OSCCAL Register

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal precision 4 MHz oscillator. It contains seven bits for calibration.

Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

After you move in the calibration constant, do not change the value. See **Section 9.2.2 "Internal 4 MHz Oscillator"**.

REGISTER 4-3: OSCCAL REGISTER

| R/W-1 | R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | FOSC4 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | , read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-1 **CAL<6:0>:** Oscillator Calibration bits 0111111 = Maximum frequency

•

0000001

0000000 = Center frequency

1111111

•

1000000 =Minimum frequency

bit 0 FOSC4: INTOSC/4 Output Enable bit⁽¹⁾

1 = INTOSC/4 output onto GP2

0 = GP2/T0CKI/COUT applied to GP2

Note 1: Overrides GP2/T0CKI/COUT control registers when enabled.

4.7 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The Program Counter Low (PCL) is mapped to PC<7:0>.

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-5).

Instructions where the PCL is the destination, or modify PCL instructions, include ${\tt MOVWF}$ PC, ${\tt ADDWF}$ PC and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-5: LOADING OF PC BRANCH INSTRUCTIONS



4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in program memory (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 0000h and begin executing user code.

4.8 Stack

The PIC10F200/204 devices have a 2-deep, 8-bit wide hardware PUSH/POP stack.

The PIC10F202/206 devices have a 2-deep, 9-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into level 1. If more than two sequential RETLWs are executed, the stack will be filled with the address previously stored in Stack Level 2.

- **Note 1:** The W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of the data look-up tables within the program memory.
 - **2:** There are no Status bits to indicate stack overflows or stack underflow conditions.
 - 3: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

4.9 Indirect Data Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.


4.10 Indirect Addressing

- · Register file 09 contains the value 10h
- · Register file 0A contains the value 0Ah
- · Load the value 09 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 0A)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING




The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

Note: PIC10F200/202/204/206 – Do not use banking. FSR <7:5> are unimplemented and read as '1's.

FIGURE 4-6: DIRECT/INDIRECT ADDRESSING (PIC10F200/202/204/206)



NOTES:

5.0 I/O PORT

As with any other register, the I/O register(s) can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's Input/Output modes. On Reset, all I/O ports are defined as input (inputs are at high-impedance) since the I/O control registers are all set.

5.1 **GPIO**

GPIO is an 8-bit I/O register. Only the low-order 4 bits are used (GP<3:0>). Bits 7 through 4 are unimplemented and read as '0's. Please note that GP3 is an input-only pin. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also for wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If GP3/MCLR is configured as MCLR, weak pull-up is always on and wake-up on change for this pin is not enabled.

5.2 TRIS Registers

The Output Driver Control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a High-Impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input-only and the GP2/T0CKI/COUT/FOSC4 pin, which may be controlled by various registers. See Table 5-1.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon Reset.

TABLE 5-1: ORDER OF PRECEDENCE FOR PIN FUNCTIONS

| Priority | GP0 | GP1 | GP2 | GP3 | |
|----------|-----------|-----------|-----------|--------|--|
| 1 | CIN+ | CIN- | FOSC4 | I/MCLR | |
| 2 | TRIS GPIO | TRIS GPIO | COUT | | |
| 3 | _ | _ | T0CKI | | |
| 4 | _ | _ | TRIS GPIO | _ | |

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is inputonly, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., $\texttt{MOVF}\ GPIO,\ W$). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

FIGURE 5-1: PIC10F200/202/204/206
EQUIVALENT CIRCUIT
FOR A SINGLE I/O PIN




TABLE 5-2: SUMMARY OF PORT REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|----------|-------|-------|-------|-------|----------------------|-------|-------|-----------|-------------------------------|-------------------------------|
| N/A | TRISGPIO | _ | _ | _ | 1 | I/O Control Register | | | | 1111 | 1111 |
| N/A | OPTION | GPWU | GPPU | T0CS | T0SE | PSA PS2 PS1 P | | PS0 | 1111 1111 | 1111 1111 | |
| 03h | STATUS | GPWUF | CWUF | 1 | TO | PD | Z | DC | С | 00-1 1xxx | qq-q quuu ^{(1), (2)} |
| 06h | GPIO | _ | _ | _ | _ | GP3 | GP2 | GP1 | GP0 | xxxx | uuuu |

- **Legend:** Shaded cells are not used by PORT registers, read as '0', -= unimplemented, read as '0', x = unknown, u = unchanged,
 - q = depends on condition.
- Note 1: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.
 - 2: If Reset was due to wake-up on comparator change, then bit 6 = 1. All other Resets will cause bit 6 = 0.

5.4 I/O Programming Considerations

5.4.1 BIDIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and rewrite the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 2 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit 2 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit 0), and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential Read-Modify-Write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired OR", "wired AND"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT


```
; Initial GPIO Settings
;GPIO<3:2> Inputs
;GPIO<1:0> Outputs
                 GPIO latch
                             GPIO pins
 BCF
       GPIO, 1 ;---- pp01
                               ---- pp11
 BCF
       GPIO, 0 ;---- pp10
                               ---- pp11
MOVLW 007h;
 TRIS
       GPTO
                 ;---- pp10
                               ---- pp11
```

Note 1: The user may have expected the pin values to be ---- pp00. The 2nd BCF caused GP1 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction causes that file to be read into the CPU. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a $_{\rm NOP}$ or another instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION (PIC10F200/202/204/206)



NOTES:

6.0 TIMERO MODULE AND TMRO REGISTER (PIC10F200/202)

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select:
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the TOCS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin TOCKI. The TOSE bit (OPTION<4>) determines the source edge. Clearing the TOSE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1 "Using Timer0 with an External Clock (PIC10F200/202)".

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, 1:256 are selectable. **Section 6.2 "Prescaler"** details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.

FIGURE 6-1: TIMERO BLOCK DIAGRAM




FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE




FIGURE 6-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|-------------------------|----------|--|-------|-------|----------------------|-------|-------|-------|-------------------------------|---------------------------------|
| 01h | TMR0 | Timer0 – | Timer0 – 8-bit Real-Time Clock/Counter | | | | | | | | uuuu uuuu |
| N/A | OPTION | GPWU | GPPU | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| N/A | TRISGPIO ⁽¹⁾ | _ | _ | _ | _ | I/O Control Register | | | | 1111 | 1111 |

Legend: Shaded cells not used by Timer0. – = unimplemented, x = unknown, u = unchanged.

Note 1: The TRIS of the TOCKI pin is overridden when TOCS = 1.

6.1 Using Timer0 with an External Clock (PIC10F200/202)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.

FIGURE 6-4: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3 Tosc to 7 Tosc (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4 Tosc max.
 - 2: External clock if no prescaler selected; prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.

6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 9.6 "Watchdog Timer (WDT)"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note: The prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT and vice versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

| CLRWDT | ;Clear WDT |
|--------|--------------------------------------|
| CLRF | TMR0 ;Clear TMR0 & Prescaler |
| MOVLW | '00xx1111'b; These 3 lines (5, 6, 7) |
| OPTION | ;are required only if |
| | ;desired |
| CLRWDT | ;PS<2:0> are 000 or 001 |
| MOVLW | '00xx1xxx'b; Set Postscaler to |
| OPTION | ;desired WDT rate |
| | |

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.


EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

MOVLW 'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

OPTION

FIGURE 6-5: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.0 TIMERO MODULE AND TMRO REGISTER (PIC10F204/206)

The Timer0 module has the following features:

- · 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select:
 - Edge select for external clock
 - External clock from either the T0CKI pin or from the output of the comparator

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

There are two types of Counter mode. The first Counter mode uses the T0CKI pin to increment Timer0. It is selected by setting the T0CS bit (OPTION<5>), setting the CMPT0CS bit (CMCON0<4>) and setting the COUTEN bit (CMCON0<6>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.1 "Using Timer0 with an External Clock (PIC10F204/206)".

The second Counter mode uses the output of the comparator to increment Timer0. It can be entered in two different ways. The first way is selected by setting the TOCS bit (OPTION<5>) and clearing the CMPTOCS bit (CMCON<4>); (COUTEN [CMCON<6>]) does not affect this mode of operation. This enables an internal connection between the comparator and the Timer0.

The second way is selected by setting the TOCS bit (OPTION<5>). setting the CMPT0CS (CMCON0<4>) and clearing the COUTEN bit (CMCON0<6>). This allows the output of the comparator onto the TOCKI pin, while keeping the TOCKI input active. Therefore, any comparator change on the COUT pin is fed back into the T0CKI input. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input as discussed in Section 7.1 "Using Timer0 with an External Clock (PIC10F204/ 206)"

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit, PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. **Section 7.2 "Prescaler"** details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 7-1.

FIGURE 7-1: TIMERO BLOCK DIAGRAM (PIC10F204/206)




FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE




FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|-------------------------|------------|---|-----------|-----------|-----------|------------|-------|-----------|-------------------------------|---------------------------------|
| 01h | TMR0 | Timer0 – 8 | -bit Real-Tim | xxxx xxxx | uuuu uuuu | | | | | | |
| 07h | CMCON0 | CMPOUT | POUT COUTEN POL CMPTOCS CMPON CNREF CPREF CWU | | | | | | | | uuuu uuuu |
| N/A | OPTION | GPWU | GPPU | T0CS | T0SE | PSA | PS2 | PS1 | 1111 1111 | 1111 1111 | |
| N/A | TRISGPIO ⁽¹⁾ | _ | _ | _ | | I/O Contr | ol Registe | r | 1111 | 1111 | |

Legend: Shaded cells not used by Timer0. – = unimplemented, x = unknown, u = unchanged.

Note 1: The TRIS of the TOCKI pin is overridden when TOCS = 1.

7.1 Using Timer0 with an External Clock (PIC10F204/206)

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of an external clock with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-4). Therefore, it is necessary for TOCKI or the comparator output to be high for at least 2 Tosc (and a


small RC delay of 2 Tt0H) and low for at least 2 Tosc (and a small RC delay of 2 Tt0H). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI or the comparator output to have a period of at least 4 Tosc (and a small RC delay of 4 Tt0H) divided by the prescaler value. The only requirement on T0CKI or the comparator output high and low time is that they do not violate the minimum pulse width requirement of Tt0H. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.1.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-4 shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-4: TIMERO TIMING WITH EXTERNAL CLOCK



- Note 1: Delay from clock input change to Timer0 increment is 3 Tosc to 7 Tosc (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4 Tosc max.
 - 2: External clock if no prescaler selected; prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.

7.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Figure 9-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

Note: The prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT and vice versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

7.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 → WDT)

| | , |
|--------|--------------------------------------|
| CLRWDT | ;Clear WDT |
| CLRF | TMR0 ;Clear TMR0 & Prescaler |
| MOVLW | '00xx1111'b; These 3 lines (5, 6, 7) |
| OPTION | ;are required only if |
| | ;desired |
| CLRWDT | ;PS<2:0> are 000 or 001 |
| MOVLW | '00xx1xxx'b; Set Postscaler to |
| OPTION | ;desired WDT rate |
| | |

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7.2. This sequence must be used even if the WDT is disabled. A ${\tt CLRWDT}$ instruction should be executed before switching the prescaler.


EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

MOVLW 'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

OPTION

FIGURE 7-5: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



8.0 COMPARATOR MODULE

The comparator module contains one Analog comparator. The inputs to the comparator are multiplexed with GP0 and GP1 pins. The output of the comparator can be placed on GP2.

The CMCON0 register, shown in Register 8-1, controls the comparator operation. A block diagram of the comparator is shown in Figure 8-1.

REGISTER 8-1: CMCON0 REGISTER

| R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|--------|--------|-------|---------|-------|-------|-------|-------|
| CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |
| = 0.15011 | - | | |

| bit 7 | CMPOUT: Comparator Output bit | |
|--------|---|----|
| | 1 = VIN+ > VIN- | |
| | $0 = V_{IN+} < V_{IN-}$ | |
| bit 6 | COUTEN : Comparator Output Enable bit ^(1, 2) | |
| | 1 = Output of comparator is NOT placed on the COUT pin0 = Output of comparator is placed in the COUT pin | |
| bit 5 | POL: Comparator Output Polarity bit ⁽²⁾ | |
| | 1 = Output of comparator not inverted0 = Output of comparator inverted | |
| bit 4 | CMPT0CS: Comparator TMR0 Clock Source bit ⁽²⁾ | |
| | 1 = TMR0 clock source selected by T0CS control bit | |
| | 0 = Comparator output used as TMR0 clock source | |
| bit 3 | CMPON: Comparator Enable bit | |
| | 1 = Comparator is on0 = Comparator is off | |
| bit 2 | CNREF: Comparator Negative Reference Select bit ⁽²⁾ 1 = CIN- pin ⁽³⁾ | |
| | 0 = Internal voltage reference | |
| bit 1 | CPREF: Comparator Positive Reference Select bit ⁽²⁾ | |
| DIC 1 | 1 = CIN+ pin ⁽³⁾ | |
| | 0 = CIN-pin(3) | |
| bit 0 | CWU: Comparator Wake-up on Change Enable bit ⁽²⁾ | |
| | 1 = Wake-up on comparator change is disabled | |
| | 0 = Wake-up on comparator change is enabled. | |
| Note 1 | Overrides T0CS bit for TRIS control of GP2. | |
| 2 | When the comparator is turned on these control hits assert themselves. When | th |

- **2:** When the comparator is turned on, these control bits assert themselves. When the comparator is off, these bits have no effect on the device operation and the other control registers have precedence.
- 3: PIC10F204/206 only.

8.1 Comparator Configuration

The on-board comparator inputs, (GP0/CIN+, GP1/CIN-), as well as the comparator output (GP2/COUT), are steerable. The CMCON0, OPTION and TRIS registers are used to steer these pins (see Figure 8-1). If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-1.

Note: The comparator can have an inverted output (see Figure 8-1).

FIGURE 8-1: BLOCK DIAGRAM OF THE COMPARATOR





TABLE 8-1: TMR0 CLOCK SOURCE FUNCTION MUXING

| T0CS | CMPT0CS | COUTEN | Source |
|------|---------|--------|-------------------------------|
| 0 | Х | Х | Internal Instruction Cycle |
| 1 | 0 | 0 | CMPOUT |
| 1 | 0 | 1 | CMPOUT |
| 1 | 1 | 0 | CMPOUT |
| 1 | 1 | 1 | T0CKI |

8.2 Comparator Operation

A single comparator is shown in Figure 8-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-2 represent the uncertainty due to input offsets and response time. See Table 12-1 for Common Mode Voltage.

FIGURE 8-2: SINGLE COMPARATOR



8.3 Comparator Reference

An internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 8-2). Please see Table 12-1 for internal reference specifications.

8.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the comparator inputs are changed, a delay must be used to allow the comparator to settle to its new state. Please see Table 12-1 for comparator response time specifications.

8.5 Comparator Output

The comparator output is read through CMCON0 register. This bit is read-only. The comparator output may also be used internally, see Figure 8-1.

Note: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

8.6 Comparator Wake-up Flag

The comparator wake-up flag is set whenever all of the following conditions are met:

- <u>CWU</u> = 0 (CMCON0<0>)
- CMCON0 has been read to latch the last known state of the CMPOUT bit (MOVF CMCON0, W)
- · Device is in Sleep
- The output of the comparator has changed state

The wake-up flag may be cleared in software or by another device Reset.

8.7 Comparator Operation During Sleep

When the comparator is active and the device is placed in Sleep mode, the comparator remains active. While the comparator is powered-up, higher Sleep currents than shown in the power-down current specification will occur. To minimize power consumption while in Sleep mode, turn off the comparator before entering Sleep.

8.8 Effects of a Reset

A Power-on Reset (POR) forces the CMCON0 register to its Reset state. This forces the Comparator module to be in the comparator Reset mode. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparator will be powered-down during the Reset interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 $k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 8-3: ANALOG INPUT MODE




TABLE 8-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other Resets |
|---------|----------|--------|--------|-------|---------|-----------|------------|-------|-------|--------------|---------------------------------|
| 03h | STATUS | GPWUF | CWUF | _ | TO | PD | Z | DC | С | 00-1 1xxx | qq0q quuu |
| 07h | CMCON0 | CMPOUT | COUTEN | POL | CMPT0CS | CMPON | CNREF | CPREF | CWU | 1111 1111 | uuuu uuuu |
| N/A | TRISGPIO | _ | _ | _ | _ | I/O Contr | ol Registe | er | | 1111 | 1111 |

Legend: x = Unknown, u = Unchanged, - = Unimplemented, read as '0', q = Depends on condition.

9.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC10F200/202/204/206 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- · Reset:
 - Power-on Reset (POR)
 - Device Reset Timer (DRT)
 - Watchdog Timer (WDT)
 - Wake-up from Sleep on pin change
 - Wake-up from Sleep on comparator change
- Sleep
- · Code Protection
- · ID Locations
- In-Circuit Serial Programming™
- · Clock Out

The PIC10F200/202/204/206 devices have a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. When using INTRC, there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through a change on input pins, wake-up from comparator change, or through a Watchdog Timer time-out.

9.1 Configuration Bits

The PIC10F200/202/204/206 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. One bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (see Register 9-1).

REGISTER 9-1: CONFIGURATION WORD FOR PIC10F200/202/204/206^{(1), (2)}

| _ | _ | _ | _ | _ | _ | _ | MCLRE | CP | WDTE | _ | _ |
|--------|---|---|---|---|---|---|-------|----|------|---|-------|
| bit 11 | | • | | • | | • | • | | • | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 11-5 Unimplemented: Read as '0'

bit 4 MCLRE: GP3/MCLR Pin Function Select bit

1 = $GP3/\overline{MCLR}$ pin function is \overline{MCLR}

 $_{0}$ = GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD

bit 3 **CP:** Code Protection bit

1 = Code protection off

0 = Code protection on

bit 2 WDTE: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 1-0 Reserved: Read as '0'

- Note 1: Refer to the "PIC10F200/202/204/206 Memory Programming Specifications" (DS41228) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation.
 - 2: INTRC is the only oscillator mode offered on the PIC10F200/202/204/206.

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC10F200/202/204/206 devices are offered with Internal Oscillator mode only.

· INTOSC: Internal 4 MHz Oscillator

9.2.2 INTERNAL 4 MHz OSCILLATOR

The internal oscillator provides a 4 MHz (nominal) system clock (see **Section 12.0 "Electrical Characteristics"** for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a $\texttt{MOVLW}\ xx$ instruction where xx is the calibration value and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note:

Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be read prior to erasing the part so it can be reprogrammed correctly later.

9.3 Reset

The device differentiates between various kinds of Reset:

- · Power-on Reset (POR)
- MCLR Reset during normal operation
- · MCLR Reset during Sleep
- · WDT time-out Reset during normal operation
- · WDT time-out Reset during Sleep
- · Wake-up from Sleep on pin change
- · Wake-up from Sleep on comparator change

Some registers are not reset in any way, they are unknown on POR and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR), $\overline{\text{MCLR}}$, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or $\overline{\text{MCLR}}$ Reset during Sleep, since these Resets are viewed as resumption of normal operation. The exceptions to this are $\overline{\text{TO}}$, $\overline{\text{PD}}$, GPWUF and CWUF bits. They are set or cleared differently in different Reset situations. These bits are used in software to determine the nature of Reset. See Table 9-1 for a full description of Reset states of all registers.

TABLE 9-1: RESET CONDITIONS FOR REGISTERS – PIC10F200/202/204/206

| | 1 | 1 | |
|-----------------------|---------|--------------------------|--|
| Register | Address | Power-on Reset | MCLR Reset, WDT Time-out, Wake-up On Pin Change, Wake on Comparator Change |
| W | | qqqq qqqu ⁽¹⁾ | qqqq qqqu ⁽¹⁾ |
| INDF | 00h | xxxx xxxx | uuuu uuuu |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu |
| PCL | 02h | 1111 1111 | 1111 1111 |
| STATUS | 03h | 00-1 1xxx | q00q quuu (2) |
| STATUS ⁽³⁾ | 03h | 00-1 1xxx | qq0q quuu (2) |
| FSR | 04h | 111x xxxx | 111u uuuu |
| OSCCAL | 05h | 1111 1110 | uuuu uuuu |
| GPIO | 06h | xxxx | uuuu |
| CMCON ⁽³⁾ | 07h | 1111 1111 | uuuu uuuu |
| OPTION | _ | 1111 1111 | 1111 1111 |
| TRISGPIO | _ | 1111 | 1111 |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

- Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.
 - 2: See Table 9-2 for Reset value for specific conditions.
 - 3: PIC10F204/206 only.

TABLE 9-2: RESET CONDITION FOR SPECIAL REGISTERS


| | STATUS Addr: 03h | PCL Addr: 02h |
|---|------------------|---------------|
| Power-on Reset | 00-1 1xxx | 1111 1111 |
| MCLR Reset during normal operation | 000u uuuu | 1111 1111 |
| MCLR Reset during Sleep | 0001 0uuu | 1111 1111 |
| WDT Reset during Sleep | 0000 Ouuu | 1111 1111 |
| WDT Reset normal operation | 0000 uuuu | 1111 1111 |
| Wake-up from Sleep on pin change | 1001 Ouuu | 1111 1111 |
| Wake-up from Sleep on comparator change | 0101 Ouuu | 1111 1111 |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

9.3.1 MCLR ENABLE

This Configuration bit, when unprogrammed (left in the '1' state), enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD and the pin is assigned to be a I/O. See Figure 9-1.

FIGURE 9-1: MCLR SELECT



9.4 Power-on Reset (POR)

The PIC10F200/202/204/206 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the GP3/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as GP3. An internal weak pull-up resistor is implemented using a transistor (refer to Table 12-2 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Section 12.0 "Electrical Characteristics" for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 9-2.

The Power-on Reset circuit and the Device Reset Timer (see Section 9.5 "Device Reset Timer (DRT)") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the Reset latch and thus end the on-chip Reset signal.

A power-up example where \overline{MCLR} is held low is shown in Figure 9-3. VDD is allowed to rise and stabilize before bringing \overline{MCLR} high. The chip will actually come out of Reset TDRT msec after \overline{MCLR} goes high.

In Figure 9-4, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be GP3). The VDD is stable before the Start-up Timer times out and there is no problem in getting a proper Reset. However, Figure 9-5 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the Start-up Timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 9-4).

Note: When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Notes AN522 "Power-Up Considerations", (DS00522) and AN607 "Power-up Trouble Shooting", (DS00607).

FIGURE 9-2: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




FIGURE 9-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)




FIGURE 9-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 9-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



9.5 Device Reset Timer (DRT)

On the PIC10F200/202/204/206 devices, the DRT runs any time the device is powered up.

The DRT operates on an internal oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

The on-chip DRT keeps the devices in a Reset condition for approximately 18 ms after MCLR has reached a logic high (VIH MCLR) level. Programming GP3/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/ or space restricted applications, as well as allowing the use of the GP3/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-tochip due to VDD, temperature and process variation. See AC parameters for details.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 9.9.2 "Wake-up from Sleep", Notes 1, 2 and 3.

TABLE 9-3: DRT (DEVICE RESET TIMER PERIOD)

| Oscillator | POR Reset | Subsequent Resets |
|------------|-----------------|----------------------|
| INTOSC | 18 ms (typical) | 10 μs (typical) |

9.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the internal 4 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 9.1** "**Configuration Bits"**). Refer to the PIC10F200/202/204/206 Programming Specifications to determine how to access the Configuration Word.

9.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst-case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

9.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.

FIGURE 9-6: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset | Value on All Other Resets |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------------------------------|---------------------------------|
| N/A | OPTION | GPWU | GPPU | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: Shaded boxes = Not used by Watchdog Timer, – = unimplemented, read as '0', u = unchanged.

9.7 Time-out Sequence, Power-down and Wake-up from Sleep Status Bits (TO, PD, GPWUF, CWUF)

The TO, PD, GPWUF and CWUF bits in the STATUS register can be tested to determine if a Reset condition has been caused by a power-up condition, a MCLR, Watchdog Timer (WDT) Reset, wake-up on comparator change or wake-up on pin change.

TABLE 9-5: TO, PD, GPWUF, CWUF STATUS AFTER RESET

| CWUF | GPWUF | TO | PD | Reset Caused By |
|------|-------|----|----|---|
| 0 | 0 | 0 | 0 | WDT wake-up from Sleep |
| 0 | 0 | 0 | u | WDT time-out (not from Sleep) |
| 0 | 0 | 1 | 0 | MCLR wake-up from Sleep |
| 0 | 0 | 1 | 1 | Power-up |
| 0 | 0 | u | u | MCLR not during Sleep |
| 0 | 1 | 1 | 0 | Wake-up from Sleep on pin change |
| 1 | 0 | 1 | 0 | Wake-up from Sleep on comparator change |

 $\textbf{Legend:} \quad u = \text{unchanged, } x = \text{unknown, } - = \text{unimplemented bit, read as `0', } q = \text{value depends on condition.}$


Note 1: The TO, PD, GPWUF and CWUF bits maintain their status (u) until a Reset occurs. A low-pulse on the MCLR input does not change the TO, PD, GPWUF or CWUF Status bits.

9.8 Reset on Brown-out

A Brown-out Reset is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC10F200/202/204/206 devices when a Brown-out Reset occurs, external brown-out protection circuits may be built, as shown in Figure 9-7 and Figure 9-8.


FIGURE 9-7: BROWN-OUT PROTECTION CIRCUIT 1



Note 1: This circuit will activate Reset when VDD goes below Vz + 0.7V (where Vz = Zener voltage).

2: Pin must be confirmed as $\overline{\text{MCLR}}$.

FIGURE 9-8: BROWN-OUT PROTECTION CIRCUIT 2




Note 1: This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \cdot \frac{R1}{R1 + R2} = 0.7V$$

2: Pin must be confirmed as \overline{MCLR} .

FIGURE 9-9: BROWN-OUT PROTECTION CIRCUIT 3



9.9 Power-Down Mode (Sleep)

3V systems.

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

trip point selections to accommodate 5V to

9.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared <u>but</u> keeps running, the $\overline{\text{TO}}$ bit (STATUS<4>) is set, the $\overline{\text{PD}}$ bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

Note: A Reset generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the GP3/MCLR/VPP pin must be at a logic high level if MCLR is enabled.

9.9.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. An external Reset input on GP3/MCLR/VPP pin, when configured as MCLR.
- A Watchdog Timer time-out Reset (if WDT was enabled).
- 3. A change on input pin GP0, GP1 or GP3 when wake-up on change is enabled.
- 4. A comparator output change has occurred when wake-up on comparator change is enabled.

These events cause a device Reset. The $\overline{\text{TO}}$, $\overline{\text{PD}}$ GPWUF and CWUF bits can be used to determine the cause of device Reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in Sleep at pins GP0, GP1 or GP3 (since the last file or bit operation on GP port). The CWUF bit indicates a change in the state while in Sleep of the comparator output.

Note: Caution: Right before entering Sleep, read the input pins. When in Sleep, wake-up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

Note: The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.

9.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (Reset vector) can be read, regardless of the code protection bit setting.

9.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

9.12 In-Circuit Serial Programming™


The PIC10F200/202/204/206 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed.

The devices are placed into a Program/Verify mode by holding the GP1 and GP0 pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). GP1 becomes the programming clock and GP0 becomes the programming data. Both GP1 and GP0 are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 16 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the PIC10F200/202/204/206 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 9-10.

FIGURE 9-10: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING™



10.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories.

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

Each PIC16 instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|---------------|--|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| х | Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1 |
| label | Label name |
| TOS | Top-of-Stack |
| PC | Program Counter |
| WDT | Watchdog Timer counter |
| TO | Time-out bit |
| PD | Power-down bit |
| dest | Destination, either the W register or the specified register file location |
| [] | Options |
| () | Contents |
| \rightarrow | Assigned to |
| < > | Register bit field |
| € | In the set of |
| italics | User defined term (font is courier) |

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 10-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 10-2: INSTRUCTION SET SUMMARY

| Mnemonic, Operands Description | | Description | Cycles | 12-I | 12-Bit Opcode | | Status | Notes |
|---------------------------------|------|------------------------------|------------------|--------|---------------|----------|-----------------------------------|---------|
| | | Cycles | MSb | | LSb | Affected | Notes | |
| ADDWF | f, d | Add W and f | 1 | 0001 | 11df | ffff | C, DC, Z | 1, 2, 4 |
| ANDWF | f, d | AND W with f | 1 | 0001 | 01df | ffff | Z | 2, 4 |
| CLRF | f | Clear f | 1 | 0000 | 011f | ffff | Z | 4 |
| CLRW | _ | Clear W | 1 | 0000 | 0100 | 0000 | Z | |
| COMF | f, d | Complement f | 1 | 0010 | 01df | ffff | Z | |
| DECF | f, d | Decrement f | 1 | 0000 | 11df | ffff | Z | 2, 4 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1 ⁽²⁾ | 0010 | 11df | ffff | None | 2, 4 |
| INCF | f, d | Increment f | 1 | 0010 | 10df | ffff | Z | 2, 4 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1 ⁽²⁾ | 0011 | 11df | ffff | None | 2, 4 |
| IORWF | f, d | Inclusive OR W with f | 1 | 0001 | 00df | ffff | Z | 2, 4 |
| MOVF | f, d | Move f | 1 | 0010 | 00df | ffff | Z | 2, 4 |
| MOVWF | f | Move W to f | 1 | 0000 | 001f | ffff | None | 1, 4 |
| NOP | _ | No Operation | 1 | 0000 | 0000 | 0000 | None | |
| RLF | f, d | Rotate left f through Carry | 1 | 0011 | 01df | ffff | С | 2, 4 |
| RRF | f, d | Rotate right f through Carry | 1 | 0011 | 00df | ffff | С | 2, 4 |
| SUBWF | f, d | Subtract W from f | 1 | 0000 | 10df | ffff | C, DC, Z | 1, 2, 4 |
| SWAPF | f, d | Swap f | 1 | 0011 | 10df | ffff | None | 2, 4 |
| XORWF | f, d | Exclusive OR W with f | 1 | 0001 | 10df | ffff | Z | 2, 4 |
| | | BIT-ORIENTED FILE REGISTE | R OPERA | ATIONS | | | | |
| BCF | f, b | Bit Clear f | 1 | 0100 | bbbf | ffff | None | 2, 4 |
| BSF | f, b | Bit Set f | 1 | 0101 | bbbf | ffff | None | 2, 4 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 ⁽²⁾ | 0110 | bbbf | ffff | None | |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 ⁽²⁾ | 0111 | bbbf | ffff | None | |
| | | LITERAL AND CONTROL O | PERATION | ONS | | | | |
| ANDLW | k | AND literal with W | 1 | 1110 | kkkk | kkkk | Z | |
| CALL | k | Call Subroutine | 2 | 1001 | kkkk | kkkk | None | 1 |
| CLRWDT | | Clear Watchdog Timer | 1 | 0000 | 0000 | 0100 | TO, PD | |
| GOTO | k | Unconditional branch | 2 | 101k | kkkk | kkkk | None | |
| IORLW | k | Inclusive OR literal with W | 1 | 1101 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 1100 | kkkk | kkkk | None | |
| OPTION | _ | Load OPTION register | 1 | 0000 | 0000 | 0010 | None | |
| RETLW | k | Return, place Literal in W | 2 | 1000 | kkkk | kkkk | None | |
| SLEEP | | Go into Standby mode | 1 | 0000 | 0000 | 0011 | \overline{TO} , \overline{PD} | |
| TRIS | f | Load TRIS register | 1 | 0000 | 0000 | Offf | None | 3 |
| XORLW | k | Exclusive OR literal to W | 1 | 1111 | kkkk | kkkk | Z | |

- **Note 1:** The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See **Section 4.7 "Program Counter"**.
 - 2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 - **3:** The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of PORTB. A '1' forces the pin to a high-impedance state and disables the output buffers.
 - **4:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

| ADDWF | Add W and f | BCF |
|------------------|---|-------|
| Syntax: | [label] ADDWF f,d | Synta |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | Oper |
| Operation: | $(W) + (f) \to (dest)$ | Oper |
| Status Affected: | C, DC, Z | Statu |
| Description: | Add the contents of the W register and register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | Desc |

| BCF | Bit Clear f |
|------------------|--|
| Syntax: | [label] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |
| | |

| ANDLW | AND literal with W |
|------------------|---|
| Syntax: | [label] ANDLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W).AND. $(k) \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| BSF | Bit Set f |
|------------------|--|
| Syntax: | [label] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [label] ANDWF f,d |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ |
| Operation: | (W) .AND. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Description: | The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|---|
| Syntax: | [label] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if $(f < b >) = 0$ |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', then the next instruction is skipped. |
| | If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction. |

| BTFSS | Bit Test f, Skip if Set |
|------------------|---|
| Syntax: | [label] BTFSS f,b |
| Operands: | $0 \le f \le 31$ $0 \le b < 7$ |
| Operation: | skip if $(f < b >) = 1$ |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. |
| | If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. |

| Clear W |
|---|
| [label] CLRW |
| None |
| $00h \rightarrow (W);$ $1 \rightarrow Z$ |
| Z |
| The W register is cleared. Zero bit (Z) is set. |
| |
| |
| |

| CALL | Subroutine Call |
|------------------|---|
| Syntax: | [label] CALL k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (PC) + 1 \rightarrow Top-of-Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8> |
| Status Affected: | None |
| Description: | Subroutine call. First, return address (PC + 1) is PUSHed onto the stack. The eight-bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction. |

| CLRWDT | Clear Watchdog Timer |
|------------------|---|
| Syntax: | [label] CLRWDT |
| Operands: | None |
| Operation: | 00h → WDT; 0 → WDT prescaler (if assigned); 1 → \overline{TO} ; 1 → \overline{PD} |
| Status Affected: | TO, PD |
| Description: | The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set. |

| CLRF | Clear f |
|------------------|--|
| Syntax: | [label] CLRF f |
| Operands: | $0 \le f \le 31$ |
| Operation: | $00h \to (f);$ $1 \to Z$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are cleared and the Z bit is set. |

| COMF | Complement f | |
|------------------|---|--|
| Syntax: | [label] COMF f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 31 \\ d \in [0,1] \end{array}$ | |
| Operation: | $(\bar{f}) \to (dest)$ | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are complemented. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | |

| DECF Decrement f | | |
|--|-----------------------------------|--|
| Syntax: | [label] DECF f,d | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | |
| Operation: | $(f) - 1 \rightarrow (dest)$ | |
| Status Affected: | ected: Z | |
| Description: Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | |

| INCF | Increment f | |
|------------------|--|--|
| Syntax: | [label] INCF f,d | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | |
| Operation: | $(f) + 1 \rightarrow (dest)$ | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | |

| DECFSZ | Decrement f, Skip if 0 | |
|--|--|--|
| Syntax: | [label] DECFSZ f,d | |
| Operands: | $\begin{aligned} 0 &\leq f \leq 31 \\ d &\in [0,1] \end{aligned}$ | |
| Operation: $(f) - 1 \rightarrow d$; skip if result = 0 | (f) $-1 \rightarrow d$; skip if result = 0 | |
| Status Affected: | None | |
| decremented. If 'd' is '0', the re is placed in the W register. If '1', the result is placed back in register 'f'. If the result is '0', the next instantion, which is already fetched, | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | |
| | g , | |

| INCFSZ | Increment f, Skip if 0 |
|------------------|--|
| Syntax: | [label] INCFSZ f,d |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ |
| Operation: | (f) + 1 \rightarrow (dest), skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |
| | If the result is '0', then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction. |

| GOTO Unconditional Branch | |
|---------------------------|---|
| Syntax: | [label] GOTO k |
| Operands: | $0 \leq k \leq 511$ |
| Operation: | $k \rightarrow PC<8:0>$; STATUS<6:5> $\rightarrow PC<10:9>$ |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two-cycle instruction. |

| ORLW Inclusive OR literal with W | |
|----------------------------------|--|
| Syntax: | [label] IORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .OR. $(k) \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register. |

| IORWF | Inclusive OR W with f | |
|------------------|---|--|
| Syntax: | [label] IORWF f,d | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | |
| Operation: | (W).OR. (f) \rightarrow (dest) | |
| Status Affected: | Z | |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | |

| MOVWF | MOVWF Move W to f | |
|------------------|---|--|
| Syntax: | [label] MOVWF f | |
| Operands: | $0 \le f \le 31$ | |
| Operation: | $(W) \rightarrow (f)$ | |
| Status Affected: | None | |
| Description: | scription: Move data from the W register to register 'f'. | |
| | | |
| | | |

| MOVF | Move f | |
|------------------|--|--|
| Syntax: | [label] MOVF f,d | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | |
| Operation: | $(f) \rightarrow (dest)$ | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are moved to destination 'd'. If 'd' is '0', destination is the W register. If 'd' is '1', the destination is file register 'f'. 'd' = 1 is useful as a test of a file register, since status flag Z is affected. | |

| No Operation |
|---------------|
| [label] NOP |
| None |
| No operation |
| None |
| No operation. |
| |
| |
| |
| |
| |

| MOVLW | Move literal to W | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] MOVLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | $k \rightarrow (W)$ | | | | | |
| Status Affected: | None | | | | | |
| Description: | The eight-bit literal 'k' is loaded into the W register. The "don't cares" will assembled as '0's. | | | | | |

| OPTION | Load OPTION Register | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [label] OPTION | | | | |
| Operands: | None | | | | |
| Operation: | $(W) \rightarrow Option$ | | | | |
| Status Affected: | None | | | | |
| Description: | The content of the W register is loaded into the OPTION register. | | | | |

| RETLW | Return with literal in W | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] RETLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | $k \rightarrow (W);$ TOS \rightarrow PC | | | | | |
| Status Affected: | None | | | | | |
| Description: | None The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | | | | | |

| SLEEP | Enter SLEEP Mode | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] SLEEP | | | | | |
| Operands: | None | | | | | |
| Operation: | $\begin{array}{l} \text{00h} \rightarrow \text{WDT;} \\ \text{0} \rightarrow \underline{\text{WDT}} \text{ prescaler;} \\ \text{1} \rightarrow \overline{\underline{\text{TO}}}; \\ \text{0} \rightarrow \overline{\text{PD}} \end{array}$ | | | | | |
| Status Affected: | TO, PD, RBWUF | | | | | |
| Description: | Time-out Status bit (\overline{TO}) is set. The Power-down Status bit (\overline{PD}) is cleared. RBWUF is unaffected. | | | | | |
| | The WDT and its prescaler are cleared. | | | | | |
| | The processor is put into Sleep mode with the oscillator stopped. See Section 9.9 "Power-Down Mode (Sleep)" for more details. | | | | | |

| RLF | Rotate Left f through Carry | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] RLF f,d | | | | | | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | | | | | | |
| Operation: | See description below | | | | | | |
| Status Affected: | С | | | | | | |
| Description: | The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | | | |

| SUBWF | Subtract W from f | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [label] SUBWF f,d | | | | | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | | | | | |
| Operation: | $(f) - (W) \rightarrow (dest)$ | | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Description: | Subtract (2's complement method) the W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | | |

| [label] RRF f,d |
|---|
| 0 ≤ f ≤ 31 d ∈ [0,1] |
| See description below |
| C |
| The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is 1', the result is placed back in register 'f'. |
| |

| SWAPF | Swap Nibbles in f | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] SWAPF f,d | | | | | |
| Operands: | $0 \le f \le 31$ $d \in [0,1]$ | | | | | |
| Operation: | $(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$ | | | | | |
| Status Affected: | None | | | | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'. | | | | | |

| TRIS | Load TRIS Register | | | | | | |
|----------------------|--|--|--|--|--|--|--|
| Syntax: | [label] TRIS f | | | | | | |
| Operands: | f = 6 | | | | | | |
| Operation: | $(W) \rightarrow TRIS$ register f | | | | | | |
| Status Affected: | None | | | | | | |
| Description: | TRIS register 'f' (f = 6 or 7) is loaded with the contents of the W register | | | | | | |
| | | | | | | | |
| XORLW | Exclusive OR literal with W | | | | | | |
| Syntax: | Exclusive OR literal with W [label] XORLW k | | | | | | |
| | | | | | | | |
| Syntax: | [label] XORLW k | | | | | | |
| Syntax: Operands: | [<i>label</i>] XORLW k 0 ≤ k ≤ 255 | | | | | | |

| XORWF | Exclusive OR W with f | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [label] XORWF f,d | | | | | |
| Operands: | $ 0 \le f \le 31 $ $ d \in [0,1] $ | | | | | |
| Operation: | (W) .XOR. (f) \rightarrow (dest) | | | | | |
| Status Affected: | Z | | | | | |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | | |

11.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASMTM Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- · Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

11.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

11.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

11.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

11.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

11.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

11.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

11.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

11.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

11.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

11.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.


- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

12.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)

| Ambient temperature under bias | 40°C to +125°C |
|---|--------------------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to Vss | 0 to +6.5V |
| Voltage on MCLR with respect to Vss | 0 to +13.5V |
| Voltage on all other pins with respect to Vss | 0.3V to (VDD + 0.3V) |
| Total power dissipation ⁽¹⁾ | 800 mW |
| Max. current out of Vss pin | 80 mA |
| Max. current into VDD pin | 80 mA |
| Input clamp current, lik (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, loκ (Vo < 0 or Vo > VDD) | ±20 mA |
| Max. output current sunk by any I/O pin | 25 mA |
| Max. output current sourced by any I/O pin | 25 mA |
| Max. output current sourced by I/O port | 75 mA |
| Max. output current sunk by I/O port | 75 mA |
| Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum IOH$ } + $\sum {(VDI)}$ | D – VOH) x IOH} + \sum (VOL x IOL) |

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



12.1 DC Characteristics: PIC10F200/202/204/206 (Industrial)

| DC CHARACTERISTICS | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40 \times C \le TA \le +85 ^{\circ}C$ (industrial) | | | | | |
|--------------------|-------|--|-------|--------------------|-----|-------|------------------------|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| D001 | VDD | Supply Voltage | 2.0 | | 5.5 | V | See Figure 12-1 |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | 1.5* | _ | _ | V | Device in Sleep mode |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | _ | Vss | - | V | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset) | 0.05* | _ | _ | V/ms | |
| | IDD | Supply Current ⁽³⁾ | • | | | | |
| D010 | | | _ | 175 | 275 | μА | VDD = 2.0V |
| | | | _ | 0.63 | 1.1 | mA | VDD = 5.0V |
| | IPD | Power-down Current ⁽⁴⁾ | | | | | |
| D020 | | | _ | 0.1 | 1.2 | μА | VDD = 2.0V |
| | | | _ | 0.35 | 2.4 | μΑ | VDD = 5.0V |
| | IWDT | WDT Current ⁽⁵⁾ | | | | | |
| D022 | | | _ | 1.0 | 3 | μΑ | V _{DD} = 2.0V |
| | | | _ | 7 | 16 | μΑ | VDD = 5.0V |
| | ICMP | Comparator Current ⁽⁵⁾ | _ | | | | |
| D023 | | | - | 12 | 23 | μΑ | VDD = 2.0V |
| | | | _ | 44 | 80 | μА | VDD = 5.0V |
| | IVREF | Internal Reference Current ^{(5), (6)} | | | | | |
| D024 | | | _ | 85 | 115 | μΑ | VDD = 2.0V. |
| | | | | 175 | 195 | μΑ | VDD = 5.0V |

- * These parameters are characterized but not tested.
- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 All I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode.
 - 4: Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss.
 - 5: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled.
 - **6:** Measured with the comparator enabled.

12.2 DC Characteristics: PIC10F200/202/204/206 (Extended)

| DC CHARACTERISTICS | | | | Standard Operating Conditions (unless otherwise specified) Operating Temperature -40×C £ TA £ +125×C (extended) | | | | | |
|---|---------------------------------------|---|-------|---|-----|-------|------------------------|--|--|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions | | |
| D001 | VDD | Supply Voltage | 2.0 | | 5.5 | V | See Figure 12-1 | | |
| D002 | VDR | RAM Data Retention Voltage ⁽²⁾ | 1.5* | | _ | V | Device in Sleep mode | | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | _ | Vss | _ | V | | | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | _ | _ | V/ms | | | |
| | IDD | Supply Current ⁽³⁾ | | | | | | | |
| D010 | | | _ | 175 | 275 | μΑ | V _{DD} = 2.0V | | |
| | | | _ | 0.63 | 1.1 | mA | VDD = 5.0V | | |
| | IPD Power-down Current ⁽⁴⁾ | | | | | | | | |
| D020 | | | _ | 0.1 | 9 | μΑ | V _{DD} = 2.0V | | |
| | | | _ | 0.35 | 15 | μΑ | VDD = 5.0V | | |
| | IWDT | WDT Current ⁽⁵⁾ | | | | | | | |
| D022 | | | _ | 1.0 | 18 | μА | V _{DD} = 2.0V | | |
| | | | _ | 7 | 22 | μΑ | VDD = 5.0V | | |
| | ICMP | Comparator Current ⁽⁵⁾ | | | | | | | |
| D023 | | | _ | 12 | 27 | μА | V _{DD} = 2.0V | | |
| | | | _ | 42 | 85 | μΑ | VDD = 5.0 | | |
| VREF Internal Reference Current ^{(5), (6)} | | | | | | | | | |
| D024 | | | _ | 85 | 120 | μА | V _{DD} = 2.0V | | |
| | | | | 175 | 200 | μΑ | VDD = 5.0V | | |

- * These parameters are characterized but not tested.
- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 All I/O pins tri-stated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in Sleep mode.
 - **4:** Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss.
 - 5: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled.
 - **6:** Measured with the Comparator enabled.

12.3 DC Characteristics: PIC10F200/202/204/206 (Industrial, Extended)

| DC CHA | RACTE | ERISTICS | Standard Operating Conditions (unless otherwise specified) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (extended) Operating voltage VDD range as described in DC specification | | | | | | |
|--------------|-------|--|--|------|----------|-------|---|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| | VIL | Input Low Voltage | | | | | | | |
| | | I/O ports: | | | | | | | |
| D030 | | with TTL buffer | Vss | _ | 8.0 | V | For all $4.5 \le VDD \le 5.5V$ | | |
| D030A | | | Vss | _ | 0.15 VDD | V | Otherwise | | |
| D031 | | with Schmitt Trigger buffer | Vss | _ | 0.2 VDD | ٧ | | | |
| D032 | | MCLR, TOCKI | Vss | _ | 0.2 VDD | V | | | |
| | VIH | Input High Voltage | | | | | | | |
| | | I/O ports: | | _ | | | | | |
| D040 | | with TTL buffer | 2.0 | _ | VDD | V | $4.5 \le VDD \le 5.5V$ | | |
| D040A | | | 0.25 VDD + 0.8 | _ | VDD | V | Otherwise | | |
| D041 | | with Schmitt Trigger buffer | 0.8VDD | _ | VDD | V | For entire VDD range | | |
| D042 | | MCLR, TOCKI | 0.8VDD | _ | VDD | V | | | |
| D070 | IPUR | GPIO weak pull-up current ⁽³⁾ | 50 | 250 | 400 | μΑ | VDD = 5V, VPIN = VSS | | |
| | lıL | Input Leakage Current ^(1, 2) | | | | | | | |
| D060 | | I/O ports | _ | ±0.1 | ± 1 | μА | $Vss \leq VPIN \leq VDD, \ Pin \ at \ high-impedance$ | | |
| D061 | | GP3/MCLR ⁽⁴⁾ | _ | ±0.7 | ± 5 | μА | Vss ≤ VPIN ≤ VDD | | |
| | | Output Low Voltage | | | | | | | |
| D080 | | I/O ports | _ | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C | | |
| D080A | | | _ | _ | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C | | |
| | | Output High Voltage | | | | | | | |
| D090 | | I/O ports ⁽²⁾ | VDD - 0.7 | _ | _ | V | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C | | |
| D090A | | | VDD - 0.7 | _ | _ | ٧ | IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C | | |
| | | Capacitive Loading Specs on | Output Pins | | | | | | |
| D101 | | All I/O pins | _ | _ | 50* | pF | | | |

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{*} These parameters are for design guidance only and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{2:} Negative current is defined as coming out of the pin.

^{3:} This specification applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

TABLE 12-1: COMPARATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Param Sym Characteristics Min Typ† Max Units Comments No. D300 Input Offset Voltage (VDD - 1.5)/2 Vos \pm 5.0 ± 10 mV D301 Vсм 0 ٧ Input Common Mode Voltage VDD-1.5* D302 55* dΒ **C**MRR Common Mode Rejection Ratio D303* TRT Response Time 150 600 Falling ns (Note 1) Rising 200 1000 ns D304* TMC2COV Comparator Mode Change to 10* μS **Output Valid** D305 Vivrf Internal Reference Voltage 0.55 0.6 0.65 $2.0V \le V_{DD} \le 5.5V$ $-40^{\circ}\text{C} \le \text{TA} \le \pm 125^{\circ}\text{C} \text{ (extended)}$

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

TABLE 12-2: PULL-UP RESISTOR RANGES

| VDD (Volts) | Temperature (°C) | Min | Тур | Max | Units |
|-------------|------------------|-----|------|------|-------|
| GP0/GP1 | | | | | |
| 2.0 | -40 | 73K | 105K | 186K | Ω |
| | 25 | 73K | 113K | 187K | Ω |
| | 85 | 82K | 123K | 190K | Ω |
| | 125 | 86K | 132k | 190K | Ω |
| 5.5 | -40 | 15K | 21K | 33K | Ω |
| | 25 | 15K | 22K | 34K | Ω |
| | 85 | 19K | 26k | 35K | Ω |
| | 125 | 23K | 29K | 35K | Ω |
| GP3 | | | | | |
| 2.0 | -40 | 63K | 81K | 96K | Ω |
| | 25 | 77K | 93K | 116K | Ω |
| | 85 | 82K | 96k | 116K | Ω |
| | 125 | 86K | 100K | 119K | Ω |
| 5.5 | -40 | 16K | 20k | 22K | Ω |
| | 25 | 16K | 21K | 23K | Ω |
| | 85 | 24K | 25k | 28K | Ω |
| | 125 | 26K | 27K | 29K | Ω |

^{*} These parameters are characterized but not tested.

[†] Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

12.4 Timing Parameter Symbology and Load Conditions – PIC10F200/202/204/206

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

| Т | |
|-------------|--------|
| F Frequency | T Time |

Lowercase subscripts (pp) and their meanings:

| pp | | | |
|-----|--------------------|-----|----------------|
| 2 | to | mc | MCLR |
| ck | CLKOUT | osc | Oscillator |
| су | Cycle time | t0 | TOCKI |
| drt | Device Reset Timer | wdt | Watchdog Timer |
| io | I/O port | wdt | Watchdog Timer |

Uppercase letters and their meanings:

| S | | | |
|---|--------------------------|---|----------------|
| F | Fall | P | Period |
| Н | High | R | Rise |
| I | Invalid (high-impedance) | V | Valid |
| L | Low | Z | High-impedance |

FIGURE 12-2: LOAD CONDITIONS - PIC10F200/202/204/206




TABLE 12-3: CALIBRATED INTERNAL RC FREQUENCIES - PIC10F200/202/204/206

| AC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ (industrial), $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ (extended) Operating Voltage VDD range is described in Section 12.1 "DC Characteristics". | | | | | |
|--------------------|------|--------------------------------------|--|------|------|------|------------|--|
| Param No. | Sym | Characteristic | Freq Tolerance Min Typ† Max Units Conditions | | | | Conditions | |
| F10 | Fosc | Internal Calibrated | ± 1% | 3.96 | 4.00 | 4.04 | MHz | VDD=3.5V @ 25°C |
| | | INTOSC Frequency ^(1,2) | ± 2% | 3.92 | 4.00 | 4.08 | MHz | $2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$ (industrial) |
| | | | ± 5% | 3.80 | 4.00 | 4.20 | MHz | $2.0V \le VDD \le 5.5V$ - $40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) - $40^{\circ}C \le TA \le +125^{\circ}C$ (extended) |

- These parameters are characterized but not tested.
- † Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.
 - 2: Under stable VDD conditions

FIGURE 12-3: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER TIMING – PIC10F200/202/204/206





TABLE 12-4: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER - PIC10F200/202/204/206

| AC CHARACTERISTICS | | | | ng Temp | erature ge V _{DD} i | -40°C ≤ -40°C ≤ | s (unless otherwise specified) $TA \le +85^{\circ}C$ (industrial) $TA \le +125^{\circ}C$ (extended) described in Section 12.1 "DC |
|--------------------|------|---|----------|--------------------|---------------------------------|--------------------------|--|
| Param No. | Sym | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| 30 | TMCL | MCLR Pulse Width (low) | 2* 5* | _ | | μ S μ S | VDD = 5V, -40°C to +85°C VDD = 5.0V |
| 31 | TWDT | Watchdog Timer Time-out Period (no prescaler) | 10 10 | 16 16 | 29 31 | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) |
| 32 | TDRT | Device Reset Timer Period (standard) | 10 10 | 16 16 | 29 31 | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) |
| 34 | Tioz | I/O High-impedance from MCLR low | _ | _ | 2* | μS | |

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 12-4: TIMER0 CLOCK TIMINGS - PIC10F200/202/204/206



Standard Operating Conditions (unless otherwise specified)

TABLE 12-5: TIMERO CLOCK REQUIREMENTS - PIC10F200/202/204/206

| AC CHARACTERISTICS Operating Volt | | | | perature -40°C ≤ TA ≤ -40°C ≤ TA ≤ ge VDD range is desc OC Characteristics" | +125°0 cribed in | C (exte | , | |
|-----------------------------------|------|------------------|----------------|--|---------------------|---------|-------|--|
| Param No. | Sym | Characte | ristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| 40 | Tt0H | T0CKI High Pulse | No Prescaler | 0.5 Tcy + 20* | _ | _ | ns | |
| | | Width | With Prescaler | 10* | _ | _ | ns | |
| 41 | Tt0L | T0CKI Low Pulse | No Prescaler | 0.5 Tcy + 20* | _ | _ | ns | |
| | | Width | With Prescaler | 10* | _ | _ | ns | |
| 42 | Tt0P | T0CKI Period | | 20 or N | _ | _ | ns | Whichever is greater. N = Prescale Value (1, 2, 4,, 256) |

These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

13.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 13-1: IDD vs. VDD OVER FOSC



[&]quot;Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where s is a standard deviation, over each temperature range.

FIGURE 13-2: TYPICAL IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)






FIGURE 13-3: MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)








FIGURE 13-6: MAXIMUM WDT IPD vs. VDD OVER TEMPERATURE




FIGURE 13-7: WDT TIME-OUT vs. VDD OVER TEMPERATURE (NO PRESCALER)




FIGURE 13-8: Vol vs. Iol OVER TEMPERATURE (VDD = 3.0V)




FIGURE 13-9: Vol vs. Iol OVER TEMPERATURE (VDD = 5.0V)




FIGURE 13-10: Voh vs. Ioh OVER TEMPERATURE (VDD = 3.0V)




FIGURE 13-11: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)




FIGURE 13-12: TTL INPUT THRESHOLD VIN vs. VDD







FIGURE 13-13: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD





14.0 PACKAGING INFORMATION

14.1 **Package Marking Information**




8-Lead PDIP



8-Lead 2x3 DFN*







Example



Example



Legend: XX...X Product-specific information

Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)

This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

TABLE 14-1: 8-LEAD 2x3 DFN (MC) TOP MARKING

| Part Number | Marking |
|----------------|---------|
| PIC10F200-I/MC | BA0 |
| PIC10F200-E/MC | BB0 |
| PIC10F202-I/MC | BC0 |
| PIC10F202-E/MC | BD0 |
| PIC10F204-I/MC | BE0 |
| PIC10F204-E/MC | BF0 |
| PIC10F206-I/MC | BG0 |
| PIC10F206-E/MC | BH0 |


TABLE 14-2: 6-LEAD SOT-23 (OT)
PACKAGE TOP MARKING

| Part Number | Marking |
|----------------|---------|
| PIC10F200-I/OT | 00NN |
| PIC10F200-E/OT | 00NN |
| PIC10F202-I/OT | 02NN |
| PIC10F202-E/OT | 02NN |
| PIC10F204-I/OT | 04NN |
| PIC10F204-E/OT | 04NN |
| PIC10F206-I/OT | 06NN |
| PIC10F206-E/OT | 06NN |

Note: NN represents the alphanumeric traceability code.

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | | |
|--------------------------|----------------|------|-------------|------|--|
| Dim | nension Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 6 | | |
| Pitch | е | | 0.95 BSC | | |
| Outside Lead Pitch | e1 | | 1.90 BSC | | |
| Overall Height | Α | 0.90 | _ | 1.45 | |
| Molded Package Thickness | A2 | 0.89 | - | 1.30 | |
| Standoff | A1 | 0.00 | - | 0.15 | |
| Overall Width | E | 2.20 | _ | 3.20 | |
| Molded Package Width | E1 | 1.30 | - | 1.80 | |
| Overall Length | D | 2.70 | - | 3.10 | |
| Foot Length | L | 0.10 | _ | 0.60 | |
| Footprint | L1 | 0.35 | - | 0.80 | |
| Foot Angle | ф | 0° | _ | 30° | |
| Lead Thickness | С | 0.08 | - | 0.26 | |
| Lead Width | b | 0.20 | - | 0.51 | |

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | ٨ | II LLIMETER | S | |
|-------------------------|----|--------------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 0.95 BSC | | |
| Contact Pad Spacing | С | | 2.80 | |
| Contact Pad Width (X6) | Х | | | 0.60 |
| Contact Pad Length (X6) | Υ | | | 1.10 |
| Distance Between Pads | G | 1.70 | | |
| Distance Between Pads | GX | 0.35 | | · |
| Overall Width | Z | | | 3.90 |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

bte: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | | |
|----------------------------|------------------|------|----------|------|--|
| | Dimension Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 8 | | |
| Pitch | е | | .100 BSC | | |
| Top to Seating Plane | A | 210 | | | |
| Molded Package Thickness | A2 | .115 | .130 | .195 | |
| Base to Seating Plane | A1 | .015 | _ | _ | |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 | |
| Molded Package Width | E1 | .240 | .250 | .280 | |
| Overall Length | D | .348 | .365 | .400 | |
| Tip to Seating Plane | L | .115 | .130 | .150 | |
| Lead Thickness | С | .008 | .010 | .015 | |
| Upper Lead Width | b1 | .040 | .060 | .070 | |
| Lower Lead Width | b | .014 | .018 | .022 | |
| Overall Row Spacing § | eB | _ | _ | .430 | |

Notes


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | 3 | |
|------------------------|---------------|----------------|-------------|------|--|
| Dime | ension Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 8 | | |
| Pitch | е | | 0.50 BSC | | |
| Overall Height | Α | 0.80 0.90 1.00 | | | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | |
| Contact Thickness | A3 | 0.20 REF | | | |
| Overall Length | D | 2.00 BSC | | | |
| Overall Width | E | 3.00 BSC | | | |
| Exposed Pad Length | D2 | 1.30 | _ | 1.55 | |
| Exposed Pad Width | E2 | 1.50 | _ | 1.75 | |
| Contact Width | b | 0.20 0.25 0.30 | | 0.30 | |
| Contact Length | L | 0.30 0.40 0.50 | | 0.50 | |
| Contact-to-Exposed Pad | K | 0.20 | _ | - | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | | S |
|----------------------------|-------|----------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 0.50 BSC | | |
| Optional Center Pad Width | W2 | 1.45 | | |
| Optional Center Pad Length | T2 | | | 1.75 |
| Contact Pad Spacing | C1 | | 2.90 | |
| Contact Pad Width (X8) | X1 | | | 0.30 |
| Contact Pad Length (X8) | Y1 | | | 0.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123B

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (August 2006)

Added 8-Pin DFN Pin Diagram; Revised Table 1-1; Reformated all Registers; Revised Section 4.8 and added note; Section 5.3 (changed Figure reference to Figure 5-1); Tables 6-1 and 7-1 (removed shading from TRISGPIO (I/O Control Register); Sections 8.1-8.4 (changed Table reference to Table 12-2); Section 14.1 Revised and replaced Package Marking Information and drawings, Added Tables 14-1 & 14-2, Added DFN Package drawing.

Revision D (April 2007)

Revised section 12.1, 12.2, 12.3, Table 1-1, 12-1, 12-3, 12-4. Added Section 13.0. Replaced Package Drawings (Rev. AP); Removed instances of PICmicro $^{\text{(B)}}$ and replaced it with PIC $^{\text{(B)}}$.

Revision E (October 2013)

Revised Figure 8-1 (deleted OSCCAL); Revised Packaging Legend.

NOTES:

INDEX

| A | Progr |
|--|--|
| Assembler | Microchip I |
| MPASM Assembler | MPLAB AS |
| | MPLAB Int |
| В | MPLAB PN |
| Block Diagram | MPLAB RE |
| On-Chip Reset Circuit44 | MPLINK O |
| Timer0 | 0 |
| TMR0/WDT Prescaler32, 36, 38 | _ |
| Watchdog Timer47 | Option Reg |
| Brown-Out Protection Circuit48 | OSCCAL F |
| С | Oscillator (|
| _ | Oscillator 1 HS |
| C Compilers | по LP |
| MPLAB C1860 | LF |
| Carry | P |
| Clocking Scheme | PIC10F200 |
| Code Protection41, 50 | POR |
| Comparator | Devic |
| Comparator Module | PD |
| Configuration | Powe |
| Interrupts 39 | TO |
| Operation | Power-dow |
| | Prescaler . |
| Configuration Bits | Program C |
| Customer Notification Service 93 | • |
| Customer Support | Q |
| Odstorner Support | Q cycles |
| D | R |
| DC and AC Characteristics | |
| Cranba and Tables | Read-Mod |
| Graphs and Tables73 | |
| Graphs and Tables | Register Fi |
| · | Register Fi PIC10 |
| Development Support 59 Digit Carry 9 | Register Fi PIC10 PIC10 |
| Development Support59 | Register Fi PIC10 PIC10 Registers |
| Development Support 59 Digit Carry 9 | Register Fi PIC10 PIC10 Registers Speci |
| Development Support 59 Digit Carry 9 E Errata | Register Fi PIC10 PIC10 Registers Speci Reset |
| Development Support 59 Digit Carry 9 E Errata F 3 | Register Fi PIC10 PIC10 Registers Speci |
| Development Support 59 Digit Carry 9 E Errata E Family of Devices 3 | Register Fi PIC10 PIC10 Registers Speci Reset |
| Development Support 59 Digit Carry 9 E Errata F 3 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E |
| Development Support 59 Digit Carry 9 E Errata E Family of Devices 3 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E |
| Development Support | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep |
| Development Support | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S |
| Development Support | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe |
| Development Support | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu |
| Development Support | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg |
| Development Support 59 Digit Carry 9 E 8 Errata 3 F 5 Family of Devices 9 PIC10F200/202/204/206 5 G 5 G 6 GPIO 25 I 1/O Interfacing 25 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg |
| Development Support 59 Digit Carry 9 E 8 Errata 3 F 5 Family of Devices 5 PIC10F200/202/204/206 5 G 5 GPIO 25 I I/O Interfacing 25 I/O Ports 25 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer TMR0 |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer TMR0 Timing Par |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer TMR0 |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G 5 GGPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer TMR0 Timing Par |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G 6 GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 52 Internet Address 93 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer Timer Timer Timer Timer Timer Timer Timer Register W |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 52 Internet Address 93 L | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Time |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G 6 GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 52 Internet Address 93 | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Time |
| Development Support 59 Digit Carry 9 E 3 Errata 3 F 5 Family of Devices PIC10F200/202/204/206 5 G GPIO 25 I I/O Interfacing 25 I/O Ports 25 I/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 52 Internet Address 93 L | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer Timer TMRC Timing Par TRIS Regis W Wake-up fr Watchdog Period |
| Development Support 59 Digit Carry 9 E 3 Framily of Devices 7 PIC10F200/202/204/206 5 G GPIO J/O Interfacing 25 J/O Ports 25 J/O Programming Considerations 26 ID Locations 41, 50 INDF 23 Indirect Data Addressing 23 Instruction Cycle 13 Instruction Flow/Pipelining 13 Instruction Set Summary 52 Internet Address 93 L L Loading of PC 22 M | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer TMRC Timing Par TRIS Regis W Wake-up fr Watchdog Period Progr |
| Development Support 59 Digit Carry 9 E 8 Errata 3 F Family of Devices | Register Fi PIC10 PIC10 Registers Speci Reset Reset on E S Sleep Software S Special Fe Special Fu Stack Status Reg T Timer0 Timer Timer Timer TMRC Timing Par TRIS Regis W Wake-up fr Watchdog Period |

| Program Memory (PIC10F202/206) | 1 | 6 |
|--|-----------------------------|-------|
| Microchip Internet Web Site | | |
| MPLAB ASM30 Assembler, Linker, Librarian | | |
| | | |
| MPLAB Integrated Development Environment Softwa | re 5 | 9 |
| MPLAB PM3 Device Programmer | 6 | 1 |
| MPLAB REAL ICE In-Circuit Emulator System | | |
| | | |
| MPLINK Object Linker/MPLIB Object Librarian | 6 | U |
| _ | | |
|) | | |
| Option Register | 2 | ^ |
| | | |
| DSCCAL Register | 2 | 1 |
| Oscillator Configurations | 4 | 2 |
| Oscillator Types | | |
| HS | | _ |
| | | |
| LP | 4 | 2 |
| _ | | |
| • | | |
| 01040E000/000/004/000 Davids - Mariatics | | _ |
| PIC10F200/202/204/206 Device Varieties | | 1 |
| POR | | |
| Device Reset Timer (DRT) | .41 4 | 6 |
| | | |
| PD | | |
| Power-on Reset (POR) | 4 | 1 |
| TO | 4 | 8 |
| Power-down Mode | | |
| | | |
| Prescaler | | |
| Program Counter | 2 | 2 |
| | | |
| 2 | | |
| -• | | _ |
| Q cycles | 1 | 3 |
| | | |
| ₹ | | |
| Read-Modify-Write | 2 | ۵ |
| | ∠ | o |
| Register File Map | | |
| PIC10F200/204 | 1 | 7 |
| PIC10F202/206 | | |
| | 1 | ′ |
| Registers | | |
| Special Function | 1 | 8 |
| Reset | 4 | 1 |
| | | |
| Reset on Brown-Out | 4 | 0 |
| | | |
| 3 | | |
| Sleep | 41 4 | a |
| Software Simulator (MPLAB SIM) | | |
| | | |
| Special Features of the CPU | | |
| Special Function Registers | 1 | 8 |
| Stack | | |
| Status Register | | |
| olalus negislei | 9, 1 | Э |
| - | | |
| | | |
| Timer0 | | |
| Timer0 | 20.2 | 2 |
| | | |
| Timer0 (TMR0) Module | . 29, 3 | 3 |
| TMR0 with External Clock | . 30, 3 | 4 |
| Fiming Parameter Symbology and Load Conditions | É | q |
| inining i didinictor cymbology and Load contaitions | | |
| | | _ |
| FRIS Registers | | 5 |
| FRIS Registers | | 5 |
| | | 5 |
| rRIS Registers | 2 | |
| rRIS Registers N Wake-up from Sleep | 2 | 9 |
| FRIS Registers | 4 | 9 |
| rRIS Registers N Wake-up from Sleep | 4 | 9 |
| FRIS Registers N Wake-up from Sleep Watchdog Timer (WDT) Period | 2 4 . 41, 4 4 | 966 |
| FRIS Registers Nake-up from Sleep Vatchdog Timer (WDT) Period Programming Considerations | 2 4 . 41, 4 4 | 9666 |
| Vake-up from Sleep Vatchdog Timer (WDT) Period Programming Considerations | 2 4 . 41, 4 4 9 | 96663 |
| FRIS Registers Nake-up from Sleep Vatchdog Timer (WDT) Period Programming Considerations | 2 4 . 41, 4 4 9 | 96663 |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | X XX XXX | Exa | imples: |
|-----------------------|--|----------|---|
| Device | Temperature Package Pattern Range | a) b) | PIC10F200-I/P = Indu package (Pb-free) PIC10F202T-E/OT = I package (Pb-free), Ta |
| Device: | PIC10F200 PIC10F202 PIC10F204 PIC10F206 PIC10F200T (Tape & Reel) PIC10F202T (Tape & Reel) PIC10F204T (Tape & Reel) PIC10F204T (Tape & Reel) PIC10F206T (Tape & Reel) | с) | PIC10F202-E/MC = E package (Pb-free) |
| Temperature Range: | I = -40 °C to $+85$ °C (Industrial) E = -40 °C to $+125$ °C (Extended) | | |
| Package: | P = 300 mil PDIP (Pb-free) OT = SOT-23, 6-LD (Pb-free) MC = DFN, 8-LD 2x3 (Pb-free) | | |
| Pattern: | Special Requirements | | |

- dustrial temp., PDIP
- Extended temp., SOT-23 Tape and Reel
- Extended temp., DFN-



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087

Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH

Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250

Fax: 248-538-2260

Indianapolis

Noblesville, IN

Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles

Mission Viejo, CA

Tel: 949-462-9523

Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444

Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000

Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

China - Chongging

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3187

Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533

Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829

Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200

Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300

Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138

Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka

Tel: 81-6-6152-7160

Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771

Korea - Daegu

Tel: 82-53-744-4301

Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200

Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870

Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870

Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-5778-366

Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2508-8600

Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/20/13