





Texas Instruments

TPS25730 SLVSGP9 – OCTOBER 2023


TPS25730 USB Type-C[®] and USB PD Controller with Integrated Power Switches Optimized for Power Applications

1 Features

- PD3.1 compatible for sink only applications
 - PD3.1 is the latest Power Delivery specification from USB-IF
 - PD2 and PD3
- Fully configurable single port PD controller
 - Optimized for sink only USB Type-C and USB PD applications
 - Complete barrel jack replacement solution for switching to USB Type-C
 - Fully configurable with pin strapping
 - Industrial temperature range supported
 - For a more extensive selection guide, please refer to USB Type-C & PD Portfolio and Selecting a USB Type-C & PD Controller
- · Fully managed integrated power path
 - Integrated overvoltage protection and reverse current protection
- USB Type-C PD Controller
 - 6 GPIO set functions
 - Cable attach and orientation detection
 - Integrated dead battery Rd
 - Physical layer and policy engine
 - Integrated VBUS 3.3-V LDO for dead battery
 - Power supply from 3.3-V or VBUS source
 - I2C access for external microcontroller

2 Applications

- Power tools, power banks, retail automation and payment
- Wireless speakers, headphones
- Other personal electronics and industrial applications



3 Description

The TPS25730 is a highly integrated stand-alone USB Type-C and Power Delivery (PD) controller optimized for sink only applications supporting USB-C PD Power. The TPS25730 integrates a fully managed power path with robust protection for a complete USB-C PD solution. The TPS25730 also has the ability to control an external power path through the use of internal gate drivers. The TPS25730 is best suited for sink only applications that may have previously been powered by a barrel jack. Using resistor pin strapping, a user can implement a fully featured USB Type-C PD port with the TPS25730 on their platform. There is no need for an external EEPROM, an external microcontroller, or any type of firmware development.

The TPS25730 is intended to make setting up a sink only USB Type-C application simple yet robust. A user has all of the benefits of a barrel jack port, while now taking advantage of the benefits that USB Type-C and USB Type-C PD can bring to their system.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS25730D	QFN (REF)	4.00 mm x 6.00 mm
TPS25730S	QFN (RSM)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable






Table of Contents

1 Features
5 Pin Configuration and Functions4
6 Specifications
6.1 Absolute Maximum Ratings8
6.2 ESD Ratings
6.3 Recommended Operating Conditions9
6.4 Recommended Capacitance9
6.5 Thermal Information11
6.6 Power Supply Characteristics
6.7 Power Consumption12
6.8 PPHV Power Switch Characteristics - TPS25730D12
6.9 PP_EXT Power Switch Characteristics -
TPS25730S13
6.10 Power Path Supervisory14
6.11 CC Cable Detection Parameters15
6.12 CC PHY Parameters15
6.13 Thermal Shutdown Characteristics16
6.14 ADC Characteristics16
6.15 Input/Output (I/O) Characteristics
6.16 I2C Requirements and Characteristics
6.17 Typical Characteristics19

7 Parameter Measurement Information	20
8 Detailed Description	21
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Feature Description.	
8.4 Device Functional Modes	
8.5 Schottky for Current Surge Protection	39
8.6 Thermal Shutdown	
9 Application and Implementation	41
9.1 Application Information	41
9.2 Typical Application	42
9.3 Power Supply Recommendations	47
9.4 Layout	
10 Device and Documentation Support	59
10.1 Device Support	
10.2 Documentation Support	
10.3 Receiving Notification of Documentation Updates	59
10.4 Support Resources	
10.5 Trademarks	59
10.6 Electrostatic Discharge Caution	59
10.7 Glossary	
11 Revision History	59
12 Mechanical, Packaging, and Orderable	
Information	59



4 Device Comparison Table

DEVICE NUMBER	INTEGRATED HIGH VOLTAGE SINK LOAD SWITCH (PPHV)	HIGH VOLTAGE GATE DRIVER FOR EXTERNAL SINK PATH (PP_EXT)
TPS25730D	Yes	No
TPS25730S	No	Yes

ADCIN3

5

VBUS_IN

VBUS_IN

VBUS_IN

PPHV

PPHV


25

24

23

22

21



5 Pin Configuration and Functions





Figure 5-1. Top View of the TPS25730D 38-pin QFN Package







PIN					
	1	TYPE ⁽¹⁾	RESET	DESCRIPTION	
NAME	NO.				
ADCIN1	2	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
ADCIN2	3	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
CC1	28	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).	
CC2	29	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).	
GND	11, 12, 14, 16, 17, 31, 34, 35	_	_	Ground. Connect to ground plane.	
ADCIN3	5	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
CAP_MIS	6	0	Hi-Z Open Drain Output, Capability Mismatch indicator. Toggled Output: 0 Mismatch in negotiated PD contract, No Toggled Output: No Capabil Mismatch in negotiated PD contract.		
ADCIN4	7	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
SINK_EN	19	0	Hi-Z	Open Drain Output, Sink path enabled indicator, may be used to control an external load switch. 0: Sink Path Enabled, 1: Sink Path Disabled	
RESERVED	26, 27, 36	I	Hi-Z	Tie to ground or LDO_3V3	
PLUG_EVENT	37	0	Hi-Z	Open Drain Output, 1: Connection Present 0: No Connection Present	
I2Ct_SCL	9	I	Hi-Z	I2C target serial clock input. Tie to pullup voltage through a resistor. May be grounded if unused.	
I2Ct_SDA	8	I/O	Hi-Z	I2C target serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused.	
DBG_ACC	10	0	Hi-Z	Open Drain Output, Debug Accessory attached Rp/Rp or Rd/Rd. 1: Debug Accessory Present, 0: No Debug Accessory Present	
PLUG_FLIP	13	0	Hi-Z	Open Drain Output, Cable plug orientation indicator. 1: CC2 connected (upside-down), 0: CC1 connected (upside-up)	
FAULT_IN	18	I	Hi-Z	Fault Input to disconnect from the port. When powered from VBUS this causes the PD controller to lose power when VBUS is removed. 0: Disconnect from port, 1: Maintain connection - no fault	

Table 5-1. TPS25730D Pin Functions

Copyright © 2023 Texas Instruments Incorporated



Table 5-1. TPS25730D Pin Functions (continued)

PIN	PIN		RESET	DESCRIPTION	
NAME	NO.	TYPE ⁽¹⁾	RESET	DESCRIPTION	
LDO_1V5	4	0	Output of the CORE LDO. Bypass with capacitance C _{LDO_1V5} to GND. This pin cannot source current to external circuits.		
LDO_3V3	1	0	_	Output of supply switched from VIN_3V3 or VBUS LDO. Bypass with capacitance $C_{LDO_{3V3}}$ to GND.	
DRAIN	15, 30	N/A	_	Connects to drain of internal FET.	
PPHV	20, 21, 22	I/O		High-voltage sinking node in the system.	
VBUS_IN	23, 24, 25	I/O		5-V to 20-V input.	
VBUS	32, 33	0		VBUS input to LDO. Bypass with capacitance C _{VBUS} to GND.	
VIN_3V3	38	I		Supply for core circuitry and I/O. Bypass with capacitance $C_{\text{VIN}_3\text{V3}}$ to GND.	

(1) I = input, O = output, I/O = input and output, GPIO = general purpose digital input and output



Table 5-2. TPS25730S Pin Functions					
PI	1	TYPE ⁽¹⁾	RESET	DESCRIPTION	
NAME	NO.		RESEI	DESCRIPTION	
ADCIN1	2	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
ADCIN2	3	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
CC1	24	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).	
CC2	25	I/O	Hi-Z	I/O for USB Type-C. Filter noise with recommended capacitor to GND (CCCy).	
GATE_VSYS	20	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VSYS	
GATE_VBUS	21	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VBUS	
GND	11, 12, 14, 15, 16, 28, 29	_	_	Ground. Connect to ground plane.	
ADCIN3	5	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
CAP_MIS	6	0	Hi-Z	Open Drain Output, Capability Mismatch indicator. Toggled Output: Capability Mismatch in negotiated PD contract, No Toggled Output: No Capability Mismatch in negotiated PD contract.	
ADCIN4	7	I	Hi-Z	Configuration Input. Connect to a resistor divider to LDO_3V3.	
SINK_EN	18	0	Hi-Z	Open Drain Output, Sink path enabled indicator, may be used to control an external load switch. 0: Sink Path Enabled, 1: Sink Path Disabled	
RESERVED	22, 23, 30	I	Hi-Z	Tie to ground or LDO_3V3	
PLUG_EVENT	31	0	Hi-Z	Open Drain Output, 1: Connection Present 0: No Connection Present	
I2Ct_SCL	9	I	Hi-Z	I2C target serial clock input. Tie to pullup voltage through a resistor. May be grounded if unused.	
I2Ct_SDA	8	I/O	Hi-Z	I2C target serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused.	
DBG_ACC	10	0	Hi-Z	Open Drain Output, Debug Accessory attached Rp/Rp or Rd/Rd. 1: Debug Accessory Present, 0: No Debug Accessory Present	
PLUG_FLIP	13	0	Hi-Z	Open Drain Output, Cable plug orientation indicator. 1: CC2 connected (upside-down), 0: CC1 connected (upside-up)	
FAULT_IN	17	I	Hi-Z	Fault Input to disconnect from the port. When powered from VBUS this causes the PD controller to lose power when VBUS is removed. 0: Disconnect from port, 1: Maintain connection - no fault	
LDO_1V5	4	0	_	Output of the CORE LDO. Bypass with capacitance C _{LDO_1V5} to GND. pin cannot source current to external circuits.	
LDO_3V3	1	0	_	Output of supply switched from VIN_3V3 or VBUS LDO. Bypass with capacitance C_{LDO_3V3} to GND.	
VSYS	19	I	_	High-voltage sinking node in the system. Used to implement reverse current protection (RCP) for the external sink path controlled by GATE_VSYS.	
VBUS	26, 27	I/O		5-V to 20-V input. Bypass with capacitance C_{VBUS} to GND.	

Table 5-2. TPS25730S Pin Functions

(1) I = input, O = output, I/O = input and output, GPIO = general purpose digital input and output

L

32

VIN_3V3

Supply for core circuitry and I/O. Bypass with capacitance CVIN_3V3 to GND.



6 Specifications

6.1 Absolute Maximum Ratings

6.1.1 TPS25730D and TPS25730S - Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN_3V3	-0.3	4	V
	ADCINx	-0.3	4	v
Input voltage range ⁽²⁾	VBUS_IN, VBUS ⁽⁴⁾	-0.3	28	
input voltage range	CC1, CC2 ⁽⁴⁾	-0.5	26	V
	GPIOx	-0.3	6.0	V
	I2Ct_SCL, I2Ct_SDA	-0.3	4	
Output voltage range ⁽²⁾	LDO_1V5 ⁽³⁾	-0.3	2	V
	LDO_3V3 ⁽³⁾	-0.3	4	v
	Sink current VBUS	internally limited		A
Source current	Positive sink current for I2Ct_SCL, I2Ct_SDA	internally limited		
	Positive source current for LDO_3V3, LDO_1V5		internally limited	
Source current	GPIOx		0.005	A
T _J Operating junction tempera	-40	175	°C	
T _{STG} Storage temperature	T _{STG} Storage temperature			°C

(1) Operation outside the Absolute Maximum Rating may cause permanent damage to the device. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(3) Do not apply voltage to these pins.

(4) A TVS with a break down voltage falling between the Recommended max and the Abs max value is recommended such as TVS2200.

6.1.2 TPS25730D - Absolute Maximum Ratings

		MIN	MAX	UNIT
Input voltage range ⁽¹⁾	PPHV	-0.3	28	V
V _{PPHV_VBUS_IN}	Source-to-source voltage		28	V
Sink current	Continuous current to/from VBUS_IN to PPHV		7	A
	Pulsed current to/from VBUS_IN to PPHV ⁽²⁾		10	
T _{J_PPHV} Operating junction temperature	PP_HV switch	-40	175	°C

(1) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(2) Pulse duration $\leq 100 \ \mu s$ and duty-cycle $\leq 1\%$.

6.1.3 TPS25730S - Absolute Maximum Ratings

		MIN	MAX	UNIT
Output voltage range ⁽¹⁾	GATE_VBUS, GATE_VSYS ⁽²⁾	-0.3	40	V
V _{GS}	V _{GATE_VBUS} - V _{VBUS} , V _{GATE_SYS} - V _{VSYS}	-0.5	12	V

(1) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.

(2) Do not apply voltage to these pins.



6.2 ESD Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
M		Human-body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD)	, C	Charged-device model (CDM), per ANSI/ ESDA/JEDEC JS-002, all pins ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3.1 TPS25730D - Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V		VIN_3V3	3.0	3.6	
	Input voltage range ⁽¹⁾	ADCIN1, ADCIN2, VBUS_IN, VBUS ⁽²⁾	4	22	V
		PPHV	0	22	
V _{IO} I/O		I2Ct_SDA, I2Ct_SCL, ADCINx	0	3.6	
	I/O voltage range ⁽¹⁾	GPIOx	0	5.5	V
		CC1, CC2	0	5.5	
I _{PP_HV}	Current from VBUS_IN to PPHV			7	А
I _O	Output current (from LDO_3V3)	GPIOx		1	mA
I _O	Output current (from VBUS LDO)	Current from LDO_3V3		5	mA
т	Ambient operating temperature	I _{PP_HV} ≤ 7 A	-40	45	°C
T _A Ambient operating temperature	I _{PP_HV} ≤ 6 A	-40	65	C	
T _{J_PPHV}	Operating junction temperature	PP_HV switch	-40	150	°C
TJ	Operating junction temperature		-40	125	°C

All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.
 All VBUS and VBUS IN pins be shorted together.

6.3.2 TPS25730S - Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		VIN_3V3	3.0	3.6	
VI	Input voltage range ⁽¹⁾	VBUS	4	22	V
		VSYS	0	22	
		I2Ct_SDA, I2Ct_SCL, ADCINx	0	3.6	
V _{IO}	I/O voltage range ⁽¹⁾	GPIOx	0	5.5	V
		CC1, CC2	0	5.5	
Io	Output current (from LDO_3V3)	GPIOx		1	mA
IO	Output current (from VBUS LDO)	sum of current from LDO_3V3 and GPIOx		5	mA
TJ	Operating junction temperature		-40	125	°C

(1) All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

6.4 Recommended Capacitance

over operating free-air temperature range (unless otherwise noted)

PA	RAMETER ⁽¹⁾	VOLTAGE RATING	MIN	NOM MAX	UNIT
C _{VIN_3V3}	Capacitance on VIN_3V3	6.3 V	5	10	μF

Copyright © 2023 Texas Instruments Incorporated

TPS25730 SLVSGP9 – OCTOBER 2023



over operating free-air temperature range (unless otherwise noted)

P/	ARAMETER ⁽¹⁾	VOLTAGE RATING	MIN	NOM	MAX	UNIT
C _{LDO_3V3}	Capacitance on LDO_3V3	6.3 V	5	10	25	μF
C _{LDO_1V5}	Capacitance on LDO_1V5	4 V	4.5		12	μF
C _{VBUS}	Capacitance on VBUS ⁽³⁾	25 V	1	4.7	10	μF
C _{VSYS} (TPS25730S)	Capacitance on VSYS Sink from VBUS ⁽⁴⁾	25 V		47	100	μF
C _{PPHV} (TPS25730D)	Capacitance on PPHV Sink from VBUS ⁽⁴⁾	25 V		47	100	μF
C _{CCy}	Capacitance on CCy pins ⁽²⁾	6.3 V	200	400	480	pF

(1) Capacitance values do not include any derating factors. For example, if 5.0 µF is required and the external capacitor value reduces by 50% at the required operating voltage, then the required external capacitor value is 10 µF.

(2) Capacitance includes all external capacitance to the Type-C receptacle.

(3) The device can be configured to quickly disable the sinking power path upon certain events. When such a configuration is used, a capacitance on the higher side of the range is recommended.

(4) USB PD specification for cSnkBulkPd (100μF) is the maximum bulk capacitance allowed on a VBUS sink after a PD contract is in place. The capacitance is sufficient for all power conversion devices deriving power from the PD Controller sink path. For systems requiring greater than 100uF, VBUS surge current limiting is implemented as described in the USB3.2 specification.



6.5 Thermal Information

6.5.1 TPS25730D - Thermal Information

		TPS25730D	
THEF	RMAL METRIC ⁽¹⁾	QFN	UNIT
		38 PINS	
R _{θJA}	Junction-to-ambient thermal resistance (sinking through PP_HV)	57.4	°C/W
R _{θJC} (top)	Junction-to-case (top) thermal resistance (sinking through PP_HV)	30.5	°C/W
R _{θJB}	Junction-to-board thermal resistance (sinking through PP_HV)	21.1	°C/W
τιΨ	Junction-to-top characterization parameter (sinking through PP_HV)	18.2	°C/W
Ψյв	Junction-to-board characterization parameter (sinking through PP_HV)	21.1	°C/W
R _{θJC} (bot_GND)	Junction-to-case (bottom GND pad) thermal resistance	1.8	°C/W
R _{θJC} (bot_DRAIN)	Junction-to-case (bottom DRAIN pad) thermal resistance	4.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5.2 TPS25730S - Thermal Information

		TPS25730S	
	THERMAL METRIC ⁽¹⁾	QFN	UNIT
		32 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	30.5	°C/W
R _{θJC} (top)	Junction-to-case (top) thermal resistance	24.5	°C/W
R _{θJC}	Junction-to-board (bottom) thermal resistance	2	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	9.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.6 Power Supply Characteristics

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN_3V3, VBUS		1			I	
		rising	3.6		3.9	
V _{VBUS_UVLO}	VBUS UVLO threshold	falling	3.5		3.8	V
		hysteresis		0.1		
V _{VIN3V3_UVLO}	Voltage required on VIN_3V3 for power on	rising, V _{VBUS} = 0	2.56	2.66	2.76	
		falling, V _{VBUS} = 0	2.44	2.54	2.64	V
	pone. en	hysteresis		0.12		
LDO_3V3, LDO_1V5						
V _{LDO_3V3}	Voltage on LDO_3V3	$V_{VIN_{3V3}} = 0 V$, 10 μ A $\leq I_{LOAD} \leq$ 18 mA, _{VBUS} \geq 3.9 V	3.0	3.4	3.6	V
R _{LDO_3V3}	Rdson of VIN_3V3 to LDO_3V3	I _{LDO_3V3} = 50 mA			1.4	Ω
V _{LDO_1V5}	Voltage on LDO_1V5	up to maximum internal loading condition	1.49	1.5	1.65	V

6.7 Power Consumption

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN_3V3} \leq 3.6 V, no GPIO loading

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VIN_3V3,ActSnk}	Current into VIN_3V3	Active Sink mode: 22 V \ge V _{VBUS} \ge 4.0 V, V _{VIN_3V3} = 3.3 V		3	6	mA
I _{VIN_3V3,IdlSnk}	Current into VIN_3V3	Idle Sink mode: 22 V \ge V _{VBUS} \ge 4.0 V, V _{VIN_3V3} = 3.3 V		1.0		mA
I _{VIN_3V3,Sleep}	Current into VIN_3V3	Sleep mode: V_{VBUS} = 0 V, V_{VIN_3V3} = 3.3 V		56		μA

6.8 PPHV Power Switch Characteristics - TPS25730D

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \le \text{V}_{\text{VIN} 3V3} \le 3.6 \text{ V}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$\begin{array}{c} T_{J_PPHV} = 25^{\circ}C, \ I_{PPHV} = 6.5\\ A \end{array}$		16	19	mΩ
R _{PPHV}	Resistance from VBUS_IN to PPHV power switch resistance	T _{J_PPHV} = 125°C, I _{PPHV} = 6.5A		24	29	11122
		T _{J_PPHV} = 150°C, I _{PPHV} = 6.5 A		27	32	mΩ
V _{RCP}	Comparator mode RCP threshold, V_{PPHV} - V_{VBUS}	$\begin{array}{l} 4 \hspace{0.1cm} V \leq V_{VBUS} \leq 22 \hspace{0.1cm} V, \\ V_{VIN_3V3} \leq 3.63 \hspace{0.1cm} V \end{array}$	2	6	10	mV
SS	Soft start slew rate for GATE_VSYS	$\begin{array}{l} 4 \ V \leq V_{VBUS} \leq 22 \ V, \\ I_{LOAD} = 100 \ mA, \ 500 \ pF \\ < C_{GATE_VSYS} < 16 \ nF, \\ measure \ slope \ from \ 10\% \ to \\ 90\% \ of \ final \ VSYS \ value \end{array}$	2.8	3.3	3.80	V/ms
tpphv_off	Time allowed to disable the internal PPHV switch in normal shutdown mode	$\label{eq:VVBUS} \begin{array}{l} V_{VBUS} = 20 \ V, \ V_{PPHV} = 20 \\ V \ (initially), \ C_{PPHV} < 1 \ nF, \\ I_{PPHV} = 0.1 \ A, \ switch \ is \ off \\ when \ V_{VBUS_{IN}} - V_{PPHV} > \\ 1V \end{array}$		400	1000	μs
t _{PPHV_OVP}	Time allowed to disable the internal PPHV switch in fast shutdown mode $(V_{OVP4RCP} exceeded)$, this includes the response time of the comparator	$\begin{array}{l} \label{eq:overlap} OVP: V_{OVP4RCP} = setting \\ 57, V_{VBUS} = 20 \ V \\ \mbox{initially, then raised to } 23 \\ \mbox{V in 50 ns, } V_{PPHV} = \\ V_{VBUS_IN} \ (\mbox{initially}), \ C_{PPHV} < \\ 1 \ nF, \ I_{PPHV} = 0.1 \ A, \ switch \\ \mbox{is off when } V_{VBUS_IN} - \\ V_{PPHV} > 0.1 \ V \end{array}$		2	4	μs



6.8 PPHV Power Switch Characteristics - TPS25730D (continued)

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpphv_RCp	Time allowed to disable the internal PPHV switch in fast shutdown mode (V_{RCP} exceeded), this includes the response time of the comparator	$\begin{array}{l} \text{RCP: } V_{\text{RCP}} = \text{setting 0}, \\ V_{\text{VBUS}} = 5 \ \text{V}, \ V_{\text{VSYS}} = 5 \\ \text{V initially, then raised to} \\ 6 \ \text{V with } dV/dt = 0.1 \ \text{V}/ \\ \mu \text{s}, \ C_{\text{VBUS}} = 10 \ \mu\text{F}, \ \text{measure} \\ \text{time from } V_{\text{VSYS}} > V_{\text{BUS}} + \\ V_{\text{RCP}} \ \text{to the time of peak} \\ \text{voltage on VBUS} \end{array}$		1	2	μs
tpphv_fsd	Time allowed to disable the internal PPHV switch in fast shutdown mode (OVP)	$\begin{split} & V_{PPHV} = 20 \ V \ (\text{initially}), \\ & V_{VBUS} = 20 \ V \ \text{then} \ \text{raised} \\ & \text{to} \ 23 \ V \ \text{in} \ 50 \ \text{ns}, \ r_{OVP} = \\ & 1, \ C_{PPHV} < 1 \ \text{nF}, \ I_{PPHV} = \\ & 0.1 \ A, \ \text{switch} \ \text{is} \ \text{off} \ \text{when} \\ & V_{VBUS_IN} - V_{PPHV} > 0.5 \ V \end{split}$		0.25	20	μs
tpphv_on	Time to enable the internal PPHV switch	$V_{VBUS_{IN}} = 5 V, C_{PPHV}$ = 0, I _{PPHV} = 0, measure time from register write to enable PPHV until $V_{VBUS_{IN}} - V_{PPHV} < 0.1 V,$ soft start setting 3	1500	1800	2100	μs

6.9 PP_EXT Power Switch Characteristics - TPS25730S

Operating under these conditions unless otherwise noted: , 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	Gate driver sourcing current	$\begin{array}{c} 0 \leq V_{GATE_VSYS} - V_{VSYS} \leq 6 \\ V, V_{VSYS} \leq 22 \ V, V_{VBUS} > 4 \\ V, measure \ I_{GATE_VSYS} \end{array}$	8.5		11.5	μΑ
I _{GATE_ON}	Gate unver sourcing current	$\begin{array}{l} 0 \leq V_{GATE_VBUS} - V_{VBUS} \leq \\ 6 \text{ V, } 4 \text{ V} \leq V_{VBUS} \leq 22 \text{ V,} \\ \text{measure } I_{GATE_VBUS} \end{array}$	8.5		11.5	μA
V	Sourcing voltage (ON)	$\begin{array}{l} 0 \leq V_{VSYS} \leq 22 \ V, \\ I_{GATE_VSYS} < 4 \ \mu A, \ measure \\ V_{GATE_VSYS} - V_{VSYS}, \ V_{VBUS} \\ > 4 \ V \end{array}$	6		12	V
V _{GATE_ON}	Sourcing voltage (ON)	$\begin{array}{l} 4 \; V \leq V_{VBUS} \leq 22 \\ V, \; I_{GATE_VBUS} < 4 \; \mu A, \\ measure \; V_{GATE_VBUS} - \\ V_{VBUS} \end{array}$	6		12	V
V _{RCP}	Comparator mode RCP threshold, V_{VSYS} - V_{VBUS}	$\begin{array}{l} 4 \ V \leq V_{VBUS} \leq 22 \ V, \\ V_{VIN_3V3} \leq 3.63 \ V \end{array}$	2	6	10	mV
1	Sinking strength	Normal turnoff: V_{VSYS} = 5 V, V_{GATE_VSYS} = 6 V, measure I _{GATE_VSYS}	13			μΑ
IGATE_OFF		Normal turnoff: V _{VBUS} = V _{VSYS} = 5 V, V _{GATE_VBUS} = 6 V, measure I _{GATE_VBUS}	13			μΑ
		Fast turnoff: V _{VSYS} = 5 V, V _{GATE_VSYS} = 6 V, assert PPHV1_FAST_DISABLE, measure R _{GATE_VSYS}			85	Ω
R _{GATE_FSD}	Sinking strength	Fast turnoff: V _{VBUS} = V _{VSYS} = 5 V, V _{GATE_VBUS} = 6 V, assert PPHV1_FAST_DISABLE, measure R _{GATE_VBUS}			85	Ω



6.9 PP_EXT Power Switch Characteristics - TPS25730S (continued)

Operating under these conditions unless otherwise noted: , $3.0 \text{ V} \le \text{V}_{\text{VIN } 3V3} \le 3.6 \text{ V}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{GATE_OFF_UVLO}	Sinking strength in UVLO (safety)	$V_{VIN_3V3} = 0 V, V_{VBUS} =$ 3.0 V, $V_{GATE_VSYS} = 0.1$ V, measure resistance from GATE_VSYS to GND			1.5	MΩ
SS	Soft start slew rate for GATE_VSYS	$\begin{array}{l} 4 \text{ V} \leq \text{V}_{\text{VBUS}} \leq 22 \text{ V}, \\ \text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{ pF} \\ < \text{C}_{\text{GATE}_\text{VSYS}} < 16 \text{ nF}, \\ \text{measure slope from 10\% to} \\ 90\% \text{ of final VSYS value} \end{array}$	2.8	3.3	3.80	V/ms
tgate_vbus_off	Time allowed to disable the external FET via GATE_VBUS in normal shutdown mode. ⁽¹⁾			450	4000	μs
t _{GATE_VBUS_OVP}	Time allowed to disable the external FET via GATE_VBUS in fast shutdown mode ($V_{OVP4RCP}$ exceeded), this includes the response time of the comparator ⁽¹⁾	$\begin{array}{l} \text{OVP: } V_{\text{OVP4RCP}} = \text{setting} \\ \text{57, } V_{\text{VBUS}} = 20 \text{ V initially,} \\ \text{then raised to } 23 \text{ V in 50} \\ \text{ns, } Q_{\text{G}} \text{ of external FET} \\ = 40 \text{ nC or } C_{\text{GATE}_{\text{VBUS}}} \\ \text{< 3 nF, gate is off when} \\ V_{\text{GATE}_{\text{VBUS}}} - V_{\text{VBUS}} < 1 \text{ V} \end{array}$		3	5	μs
tgate_vbus_rcp	Time allowed to disable the external FET via GATE_VBUS in fast shutdown mode (V_{RCP} exceeded), this includes the response time of the comparator ⁽¹⁾	$\begin{array}{l} \text{RCP: } V_{\text{RCP}} = \text{setting 0}, \\ V_{\text{VBUS}} = 5 \text{ V}, V_{\text{VSYS}} = 5 \text{ V} \\ \text{initially, then raised to 5.5} \\ \text{V in 50 ns, } Q_{\text{G}} \text{ of external} \\ \text{FET} = 40 \text{ nC or } C_{\text{GATE}_\text{VBUS}} \\ \text{< 3 nF, gate is off when} \\ \\ \text{V}_{\text{GATE}_\text{VBUS}} - \text{V}_{\text{VBUS}} < 1 \text{ V} \end{array}$		1	2	μs
tgate_vsys_off	Time allowed to disable the external FET via GATE_VSYS in normal shutdown mode ⁽¹⁾	$ \begin{array}{l} V_{VSYS} = 20 \ V, \ Q_G \ of \\ external \ FET = 40 \ nC \ or \\ C_{GATE_VBUS} < 3 \ nF, \ gate \\ is \ off \ when \ V_{GATE_VSYS} - \\ V_{VSYS} < 1 \ V \end{array} $		450	4000	μs
tgate_vsys_fsd	Time allowed to disable the external FET via GATE_VSYS in fast shutdown mode (OVP) ⁽¹⁾			0.25	20	μs
tgate_vbus_on	Time to enable GATE_VBUS ⁽¹⁾			0.25	2	ms

(1) These values depend upon the characteristics of the external N-ch MOSFET. The typical values were measured when Px_GATE_VSYS and Px_GATE_VBUS were used to drive two CSD17571Q2 in common drain back-to-back configuration.

6.10 Power Path Supervisory

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OVP4RCP}	VBUS overvoltage protection for RCP programmable range	OVP detected when V _{VBUS} > V _{OVP4RCP}	5.0		24	V
V _{OVP4RCPH}	Hysteresis		1.75	2	2.25	%
r _{OVP}	Ratio of OVP4RCP input used for OVP4VSYS comparator. r _{OVP} × V _{OVP4VSYS} = V _{OVP4RCP}			1		V/V
V _{OVP4VSYS}	VBUS overvoltage protection range for VSYS protection	$\begin{array}{l} \text{OVP detected when } r_{\text{OVP}} \times \\ V_{\text{VBUS}} > V_{\text{OVP4RCP}} \end{array}$	5		27.5	V



Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

		VII1_0V0				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OVP4VSYS}	Hysteresis	VBUS falling, % of V _{OVP4VSYS} , r _{OVP}	2	2.3	2.6	%
IDSCH	VBUS discharge current	V _{VBUS} = 22 V, measure I _{VBUS}	4		15	mA

6.11 CC Cable Detection Parameters

Operating under	these conditions	unless otherwise	noted: 3.0 V ≤	V _{VIN 3V3} ≤ 3.6 V
-----------------	------------------	------------------	----------------	------------------------------

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Type-C Sink (Rd	pull-down)				I	
	Open/Default detection threshold when Rd applied to Px_CCy	rising	0.2		0.24	V
V _{SNK1}	Open/Default detection threshold when Rd applied to Px_CCy	falling	0.16		0.20	V
	hysteresis			0.04		V
	Default/1.5A detection threshold	falling	0.62		0.68	V
V _{SNK2}	Default/1.5A detection threshold	rising	0.63	0.66	0.69	V
	hysteresis			0.01		V
	1.5A/3.0A detection threshold when Rd applied to Px_CCy	falling	1.17		1.25	V
V _{SNK3}	1.5A/3.0A detection threshold when Rd applied to Px_CCy	rising	1.22		1.3	V
	hysteresis			0.05		V
R _{SNK}	Rd pulldown resistance	$0.25 \text{ V} \le \text{V}_{Px_CCy} \le 2.1 \text{ V}$, measure resistance on Px_CCy	4.1		6.1	kΩ
		V _{VIN_3V3} =0V, 64 µA < I _{Px_CCy} <96 µA	0.25		1.32	
V _{CLAMP}	Dead battery Rd clamp	V _{VIN_3V3} =0V, 166 μA < I _{Px_CCy} <194 μA	0.65		1.32	V
		V _{VIN_3V3} =0V, 304 μA < I _{Px_CCy} < 356 μA	1.20		2.18	
	resistance from Px_CCy to GND	$\label{eq:VPx_VBUS} \begin{array}{l} V_{Px_VBUS} = 0, V_{VIN_3V3} = 3.3V, \\ V_{Px_CCy} = 5 V, measure resistance \\ on Px_CCy \end{array}$	500			kΩ
R _{Open}	when configured as open.	V_{Px_VBUS} = 5V, V_{VIN_3V3} = 0, V_{Px_CCy} =5 V, measure resistance on Px_CCy	500			kΩ
Common Sink		· · · · ·				
t _{cc}	deglitch time for comparators on Px_CCy			3.2		ms

6.12 CC PHY Parameters

Operating under these conditions unless otherwise noted: and ($3.0 \text{ V} \le \text{V}_{\text{VIN}_3\text{V3}} \le 3.6 \text{ V}$ or $\text{V}_{\text{VBUS}} \ge 3.9 \text{ V}$)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmitter						
V _{TXHI}	Transmit high voltage on CCy	Standard External load	1.05	1.125	1.2	V
V _{TXLO}	Transmit low voltage on CCy	Standard External load	-75		75	mV
Z _{DRIVER}	Transmit output impedance while driving the CC line using CCy	measured at 750 kHz	33	54	75	Ω

Copyright © 2023 Texas Instruments Incorporated



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{Rise}	Rise time. 10 % to 90 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	C _{CCy} = 520 pF	300			ns
t _{Fall}	Fall time. 90 % to 10 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	С _{ССу} = 520 рF	300			ns
V _{PHY_OVP}	OVP detection threshold for USB PD PHY	$\label{eq:VVBUS} \begin{array}{l} 0 \leq V_{\text{VIN_3V3}} \leq 3.6 \ \text{V}, \ V_{\text{VBUS}} \geq 4 \ \text{V}. \\ \text{Initially } \overline{V}_{\text{CC1}} \leq 5.5 \ \text{V} \ \text{and} \ V_{\text{CC2}} \leq \\ 5.5 \ \text{V}, \ \text{then} \ V_{\text{CCx}} \ \text{rises} \end{array}$	5.5		8.5	V
Receiver						
Z _{BMCRX}	Receiver input impedance on CCy	Does not include pullup or pulldown resistance from cable detect. Transmitter is Hi-Z	1			MΩ
C _{CC}	Receiver capacitance on CCy ⁽¹⁾	Capacitance looking into the CC pin when in receiver mode			120	pF
V _{RX_SNK_R}	Rising threshold on CCy for receiver comparator	Sink mode (rising)	499	525	551	mV
V _{RX_SRC_R}	Rising threshold on CCy for receiver comparator	Source mode (rising)	784	825	866	mV
V _{RX_SNK_F}	Falling threshold on CCy for receiver comparator	Sink mode (falling)	230	250	270	mV
V _{RX_SRC_F}	Falling threshold on CCy for receiver comparator	Source mode (falling)	523	550	578	mV
		1				

.... . 1/0 0 1/ 1/ ۰*،* 0 0 1 1

(1) C_{CC} includes only the internal capacitance on a CCy pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications (cReceiver). Therefore, TI recommends adding C_{CCy} externally.

6.13 Thermal Shutdown Characteristics

over operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SD MAIN} Temperature shutdown threshold	Temperature rising	145	160	175	°C	
SD_MAIN		hysteresis		20		°C

6.14 ADC Characteristics

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		3.6-V max scaling, voltage divider of 3		14		mV
LSB	Least significant bit	25.2-V max scaling, voltage divider of 21		98		mV
		4.07-A max scaling		16.5		mA
		$\begin{array}{l} 0.05 \ V \leq V_{ADCINx} \leq 3.6 \\ V, \ V_{ADCINx} \leq V_{LDO_{3V3}} \end{array}$	0.7		2.7	
GAIN ERR	Gain error	$0.05 \text{ V} \le \text{V}_{\text{GPIOx}} \le 3.6 \text{ V}, \text{V}_{\text{GPIOx}} \le \text{V}_{\text{LDO}_3\text{V3}}$		2.7	%	
		$2.7 \text{ V} \le \text{V}_{\text{LDO}_{3V3}} \le 3.6 \text{ V}$		2.4		
		$0.6 \text{ V} \le \text{V}_{\text{VBUS}} \le 22 \text{ V}$	-2.1		2.1	
		$1 \text{ A} \le I_{\text{VBUS}} \le 3 \text{ A}$	-2.1		2.1	



PA	ARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VOS ERR Offset error ⁽¹⁾		$\begin{array}{l} 0.05 \text{ V} \leq \text{V}_{\text{ADCINx}} \leq 3.6 \\ \text{V}, \text{ V}_{\text{ADCINx}} \leq \text{V}_{\text{LDO}_{3V3}} \end{array}$	-4.1	4.1	
	Offset error ⁽¹⁾	$0.05 \text{ V} \leq \text{V}_{\text{GPIOx}} \leq 3.6 \text{ V}, \text{V}_{\text{GPIOx}} \\ \leq \text{V}_{\text{LDO}_3\text{V3}}$	-4.1	4.1	mV
_		$2.7 \text{ V} \le \text{V}_{\text{LDO}_{3V3}} \le 3.6 \text{ V}$	-4.5	4.5	
		$0.6 \text{ V} \le \text{V}_{\text{VBUS}} \le 22 \text{ V}$	-4.1	4.1	
		$1 \text{ A} \le I_{\text{VBUS}} \le 3 \text{ A}$	-4.5	4.5	mA

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

(1) The offset error is specified after the voltage divider.

6.15 Input/Output (I/O) Characteristics

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GPIO_VIH	GPIOx high-Level input voltage	V _{LDO_3V3} = 3.3V	1.3			V
GPIO_VIL	GPIOx low-level input voltage	V _{LDO_3V3} = 3.3V			0.54	V
GPIO_HYS	GPIOx input hysteresis voltage	V _{LDO_3V3} = 3.3V	0.09			V
GPIO_ILKG	GPIOx leakage current	V _{GPIOx} = 3.45 V	-1		1	μA
GPIO_DG GPIOx input deglitch				20		ns
GPIO0-9 (Outputs)						
GPIO_VOH	GPIOx output high voltage	V _{LDO_3V3} = 3.3V, I _{GPIOx} = -2mA	2.9			V
GPIO_VOL	GPIOx output low voltage	V _{LDO_3V3} = 3.3V, I _{GPIOx} =2mA			0.4	V
ADCINx		·				
ADCIN_ILKG	ADCINx leakage current	$V_{ADCINx} \le V_{LDO_{3V3}}$	-1		1	μΑ
t _{BOOT}	time from LDO_3V3 going high until ADCINx is read for configuration			10		ms

6.16 I2C Requirements and Characteristics

994

Operating under these conditions unless otherwise noted: , 3.0 V \leq V_{VIN 3V3} \leq 3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SDA and SCL Common Characteristics Target)							
V _{IL}	Input low signal	V _{LDO_3V3} =3.3V,			0.54	V	
V _{IH}	Input high signal	V _{LDO_3V3} =3.3V,	1.3			V	
V _{HYS}	Input hysteresis	V _{LDO_3V3} =3.3V	0.165			V	
V _{OL}	Output low voltage	I _{OL} =3 mA			0.36	V	
I _{LEAK}	Input leakage current	Voltage on pin = V _{LDO_3V3}	-3		3	μA	
I _{OL}	Max output low current	V _{OL} =0.4 V	15			mA	
I _{OL}	Max output low current	V _{OL} =0.6 V	20			mA	
t _f	Fall time from 0.7^*V_{DD} to 0.3^*V_{DD}	V_{DD} = 1.8V, 10 pF ≤ C_b ≤ 400 pF	12		80	ns	
t _f	Fall time from 0.7^*V_{DD} to 0.3^*V_{DD}	V_{DD} = 3.3V, 10 pF $\leq C_{b} \leq$ 400 pF	12		150	ns	
t _{SP}	I2C pulse width suppressed				50	ns	
CI	pin capacitance (internal)				10	pF	
C _b	Capacitive load for each bus line (external)				400	pF	
SDA and SCL S	tandard Mode Characteristics (Target)		·		I		
f _{SCLS}	Clock frequency for target	V _{DD} = 1.8V or 3.3V			100	kHz	


TPS25730 SLVSGP9 – OCTOBER 2023



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{VD;DAT}	Valid data time	Transmitting Data, V _{DD} = 1.8V or 3.3V, SCL low to SDA output valid			3.45	μs
t _{VD;ACK}	Valid data time of ACK condition	Transmitting Data, V_{DD} = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low			3.45	μs
SDA and SCL Fa	ast Mode Characteristics (Target)	· · · · ·				
f _{SCLS}	Clock frequency for target	V _{DD} = 1.8V or 3.3V	100		400	kHz
t _{VD;DAT}	Valid data time	Transmitting data, V _{DD} = 1.8V, SCL low to SDA output valid			0.9	μs
t _{VD;ACK}	Valid data time of ACK condition	Transmitting data, V _{DD} = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low			0.9	μs
f _{SCLS}	Clock frequency for Fast Mode Plus	V _{DD} = 1.8V or 3.3V	400		800	kHz
t _{VD;DAT}	Valid data time	Transmitting data, V _{DD} = 1.8V or 3.3V, SCL low to SDA output valid			0.55	μs
t _{VD;ACK}	Valid data time of ACK condition	Transmitting data, V _{DD} = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low			0.55	μs



6.17 Typical Characteristics



7 Parameter Measurement Information




Figure 7-1. I²C Target Interface Timing



8 Detailed Description

8.1 Overview

The TPS25730 is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for USB Type-C and PD receptacles. The TPS25730 communicates with the other USB Type-C and PD port partner at the opposite end of the cable. The device also enables integrates a high current port power switch for sinking.

The TPS25730 is divided into several main sections:

- USB-PD controller
- Cable plug and orientation detection circuitry
- Port power switch
- Power management circuitry
- Digital core

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the CC1 pin or the CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features, and more detailed circuitry, see *USB-PD Physical Layer*.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features, and more detailed circuitry, see *Cable Plug and Orientation Detection*.

For a high-level block diagram of the port power switch, a description of its features, and more detailed circuitry, see *Power Paths*.

The power management circuitry receives and provides power to the TPS25730 internal circuitry and LDO_3V3 output. See *Power Management* for more information.

The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS25730 functionality. For a high-level block diagram of the digital core, a description of its features, and more detailed circuitry, see *Digital Core*.

The TPS25730 also integrates a thermal shutdown mechanism and runs off of accurate clocks provided by the integrated oscillator.



8.2 Functional Block Diagram




Figure 8-1. TPS25730D






Figure 8-2. TPS25730S



8.3 Feature Description

8.3.1 USB-PD Physical Layer

Figure 8-3 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.





Figure 8-3. USB-PD Physical Layer and Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (CC1 or CC2) that is DC biased due to the Rp (or Rd) cable attach mechanism.

8.3.1.1 USB-PD Encoding and Signaling

Figure 8-4 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 8-5 illustrates the high-level block diagram of the baseband USB-PD receiver.







8.3.1.2 USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the TPS25730 is compliant to the USB-PD Specifications. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). Figure 8-6 illustrates Biphase Mark Coding.




Figure 8-6. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the CC1 or CC2 pin with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D– and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

8.3.1.3 USB-PD BMC Transmitter

The TPS25730 transmits and receives USB-PD data over one of the CCy pins for a given CC pin pair (one pair per USB Type-C port). The CCy pins are also used to determine the cable orientation and maintain the cable/device attach detection. Thus, a DC bias exists on the CCy pins. The transmitter driver overdrives the CCy DC bias while transmitting, but returns to a Hi-Z state, allowing the DC voltage to return to the CCy pin when it is not transmitting. While either CC1 or CC2 can be used for transmitting and receiving, during a given connection only, the one that mates with the CC pin of the plug is used, so there is no dynamic switching between CC1 and CC2. Figure 8-7 shows the USB-PD BMC TX and RX driver block diagram.






Figure 8-8 shows the transmission of the BMC data on top of the DC bias. Note that the DC bias can be anywhere between the minimum and maximum threshold for detecting a Sink attach. This note means that the DC bias can be above or below the VOH of the transmitter driver.

Copyright © 2023 Texas Instruments Incorporated






Figure 8-8. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the CCy lines. The signal peak, V_{TXHI} , is set to meet the TX masks defined in the *USB-PD Specifications*. Note that the TX mask is measured at the far-end of the cable.

When driving the line, the transmitter driver has an output impedance of Z_{DRIVER} . Z_{DRIVER} is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. Z_{DRIVER} impacts the noise ingression in the cable.

Figure 8-9 shows the simplified circuit determining Z_{DRIVER} . It is specified such that noise at the receiver is bounded.




Figure 8-9. ZDRIVER Circuit

8.3.1.4 USB-PD BMC Receiver

The receiver block of the TPS25730 receives a signal that follows the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 8-10 shows an example of a multi-drop USB-PD connection (only the CC wire). This connection has the typical Sink (device) to Source (host) connection, but also includes cable USB-PD Tx/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (Z_{BMCRX}). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.






Figure 8-10. Example USB-PD Multi-Drop Configuration

8.3.1.5 Squelch Receiver

The TPS25730 has a squelch receiver to monitor for the bus idle condition as defined by the USB PD specification.

8.3.2 Power Management

The TPS25730 power management block receives power and generates voltages to provide power to the TPS25730 internal circuitry. These generated power rails are LDO_3V3 and LDO_1V5. LDO_3V3 can also be used as a low power output for external EEPROM memory. The power supply path is shown in Figure 8-11.




Figure 8-11. Power Supplies

The TPS25730 is powered from either VIN_3V3 or VBUS. The normal power supply input is VIN_3V3. When powering from VIN_3V3, current flows from VIN_3V3 to LDO_3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO_3V3 to LDO_1V5 to power the 1.5-V core digital circuitry. When VIN_3V3 power is unavailable and power is available on VBUS, it is referred to as the dead-battery start-up condition. In a dead-battery start-up condition, the TPS25730 opens the VIN_3V3 switch until the host clears

Copyright © 2023 Texas Instruments Incorporated



the dead-battery flag through I²C. Therefore, the TPS25730 is powered from the VBUS input with the higher voltage during the dead-battery start-up condition and until the dead-battery flag is cleared. When powering from a VBUS input, the voltage on VBUS is stepped down through an LDO to LDO_3V3.

8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

8.3.2.2 VBUS LDO

The TPS25730 contains an internal high-voltage LDO which is capable of converting VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used when VIN_3V3 is low (the dead-battery condition). The VBUS LDO is powered from VBUS.


8.3.3 Power Paths

TPS25730D has a integrated high voltage load switch for sinking power path: PPHV. TPS25730S has a high voltage gate driver for sink path control: PP_EXT. Each power path is described in detail in this section.

8.3.3.1 TPS25730D Internal Sink Path

The TPS25730D has internal controls for internal FETs (GATE_VSYS and GATE_VBUS as shown in Figure 8-12) that require that VBUS_IN be above V_{VBUS_UVLO} before being able to enable the sink path. Figure 8-12 shows a diagram of the sink path. When a sink path is enabled, the circuitry includes a slew rate control loop to ensure that external switches do not turn on too quickly (SS). The TPS25730D senses the PPHV and VBUS voltages to control the gate voltages to enable or disable the FETs.

The sink-path control includes overvoltage protection (OVP) and reverse current protection (RCP).



Copyright © 2018, Texas Instruments Incorporated


Figure 8-12. Internal Sink Path

8.3.3.2 TPS25730S - External Sink Path Control PP_EXT

The TPS25730S has two N-ch gate drivers designed to control a sinking path from VBUS to VSYS. The charge pump for these gate drivers requires VBUS to be above VVBUS_UVLO. When a sink path is enabled, the circuitry includes a slew rate control loop to ensure that external switches do not turn on too quickly (SS). The TPS25730S senses the VSYS and VBUS voltages to control the gate voltages to enable or disable the external FETs.

The sink-path control includes overvoltage protection (OVP), and reverse current protection (RCP). Adding resistance in series with a GATE pin of the TPS25730S and the gate pin of the N-ch MOSFET slows down the turnoff time when OVP or RCP occurs. Any such resistance must be minimized, and not allowed to exceed 3 Ω .







Copyright © 2018, Texas Instruments Incorporated



Figure 8-14 shows the GATE_VSYS gate driver in more detail.





8.3.4 Cable Plug and Orientation Detection

Figure 8-15 shows the plug and orientation detection block at each CCy pin (CC1, CC2). Each pin has identical detection circuitry.






Figure 8-15. Plug and Orientation Detection Block

8.3.5 Overvoltage Protection (CC1, CC2)

The TPS25730 detects when the voltage on the CC1 or CC2 pin is too high and takes action to protect the system. The protective action is to disable the USB PD transmitter.




Figure 8-16. Overvoltage and Reverse Current Protection for CC1 and CC2

8.3.6 Default Behavior Configuration (ADCIN1, ADCIN2)

Note

This functionality is firmware controlled and subject to change.

The ADCINx inputs to the internal ADC control the behavior of the TPS25730 in response to VBUS being supplied when VIN_3V3 is low (that is the dead-battery scenario). The ADCINx pins must be externally tied to the LDO_3V3 pin via a resistive divider as shown in the following figure. At power-up the ADC converts the ADCINx voltage and the digital core uses these two values to determine start-up behavior. The available start-up configurations include options for I²C target address of I2Ct_SCL/SDA, sink path control in dead-battery, and default configuration.






Figure 8-17. ADCINx Resistor Divider

The device behavior is determined in several ways depending upon the decoded value of the ADCINx pins. The following table shows the decoded values for different resistor divider ratios. See I^2C Address Setting for details on how ADCINx decoded values affects default I^2C target address.

DIV	= R _{DOWN} / (R _{UP} + R _{DOW}	/N) ⁽¹⁾	Without Using R _{UP}	ADCINx Decoded Value
MIN	Target	MAX	or R _{DOWN}	ADCINX Decoded Value
0	0.0114	0.0228	tie to GND	0
0.0229	0.0475	0.0722	N/A	1
0.0723	0.1074	0.1425	N/A	2
0.1425	0.1899	0.2372	N/A	3
0.2373	0.3022	0.3671	N/A	4
0.3672	0.5368	0.7064	tie to LDO_1V5	5
0.7065	0.8062	0.9060	N/A	6
0.9061	0.9530	1.0	tie to LDO_3V3	7

Table 8-1. Decoding of ADCIN1 and ADCIN2 Pins

(1) See l^2C Address Setting to see the exact meaning of l^2C Address Index.

8.3.7 ADC

The TPS25730 ADC is shown in Figure 8-18. The ADC is an 8-bit successive approximation ADC. The input to the ADC is an analog input mux that supports multiple inputs from various voltages and currents in the device. The output from the ADC is available to be read and used by application firmware.




Figure 8-18. SAR ADC

8.3.8 Digital Interfaces

The TPS25730 contains several different digital interfaces which can be used for communicating with other devices. The available interfaces include an I2C target and preconfigured GPIO.

8.3.9 Digital Core

Figure 8-19 shows a simplified block diagram of the digital core.




Figure 8-19. Digital Core Block Diagram

8.3.10 I²C Interface

The TPS25730 has one I2C target interface ports: I2Ct. I2C port I2Ct is comprised of the I2Ct_SDA and I2Ct_SCL pins. This interface provide general status information about the TPS25730, as well as the ability to control the TPS25730 behavior, supporting communications to/from a connected device and/or cable supporting BMC USB-PD, and providing information about connections detected at the USB-C receptacle.

When the TPS25730 is in 'APP ' mode TI recommends to use standard mode or Fast mode (that is a clock speed no higher than 400 kHz).



	Table 8-2. FC Summary						
I ² C BUS TYPE		TYPE	TYPICAL USAGE				
	I2Ct	larget	Optionally can be connected to an external MCU. Also used to load the patch and application configuration.				

Table 0.0.120 C.

8.3.10.1 I²C Interface Description

The TPS25730 supports Standard and Fast mode I^2C interfaces. The bidirectional I^2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pullup resistor. Data transfer can be initiated only when the bus is not busy.


A controller sending a Start condition, a high-to-low transition on the SDA input and output, while the SCL input is high initiates I²C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).


After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The controller sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. The controller receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.

Figure 8-20 shows the start and stop conditions of the transfer. Figure 8-21 shows the SDA and SCL signals for transferring a bit. Figure 8-22 shows a data transfer sequence with the ACK or NACK at the last clock pulse.








Figure 8-21. I²C Bit Transfer






Figure 8-22. I²C Acknowledgment

8.3.10.1.1 I²C Clock Stretching

The TPS25730 features clock stretching for the I²C protocol. The TPS25730 target I²C port can hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The controller communicating with the target must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the target is clock stretching, the clock line remains low.

The controller must wait until it observes the clock line transitioning high plus an additional minimum time (4 μ s for standard 100-kbps I²C) before pulling the clock low again.

Any clock pulse can be stretched but typically it is the interval before or after the acknowledgment bit.

8.3.10.1.2 Unique Address Interface

The Unique Address Interface allows for complex interaction between an I^2C controller and a single TPS25730. The I^2C target sub-address is used to receive or respond to Host Interface protocol commands. Figure 8-23 and Figure 8-24 show the write and read protocol for the I^2C target interface, and a key is included in Figure 8-25 to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.





Figure 8-24. I²C Unique Address Read Register Protocol



• • • Continuation of protocol

Figure 8-25. I²C Read/Write Protocol Key

8.3.10.1.3 Pin Strapping to Configure Default Behavior

During the boot procedure, the device reads the ADCINx pins and sets the I²C address and configuration based on the table below.

ADCIN1 DECODED VALUE (MIN VOLTAGE) ⁽¹⁾	ADCIN2 DECODED VALUE (MAX VOLTAGE) ⁽¹⁾	I ² C ADDRESS	DEAD BATTERY CONFIGURATION
0 (5V)	7 (20V)	0x20	
1 (9V)	7 (20V)	0x21	
2 (12V)	7 (20V)	0x20	
3 (15V)	7 (20V)	0x21	
4 (20V)	7 (20V)	0x20	
0 (5V)	5 (15V)	0x20	
1 (9V)	5 (15V)	0x21	AlwaysEnableSink: The device always enables the sink path
2 (12V)	5 (15V)	0x20	regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
3 (15V)	5 (15V)	0x21	
0 (5V)	3 (12V)	0x20	
1 (9V)	3 (12V)	0x21	
2 (12V)	3 (12V)	0x20	
0 (5V)	1 (9V)	0x20	
1 (9V)	1 (9V)	0x21	

Table 8-3. Device Configuration using ADCIN1 and ADCIN2

(1) See Section 8.3.6 for how to configure a given ADCINx decoded value.

8.3.11 Minimum Voltage Configuration

The minimum voltage for the USB Power Delivery Sink Capabilities can be set according to the table below. When the received USB PD Source Capabilities do not meet the minimum and maximum voltage range the Capabilities Mismatch bit is set on the USB PD request. When the Minimum Voltage is set greater than 5 V the Higher Capability bit is set in the Sink Capabilities.



ADCIN1 Decoded Value	Minimum Voltage Configuration	
0	5 V	
1	9 V	
2	12 V	
3	15 V	
4	20 V	
5	Reserved	
6	Reserved	
7	Reserved	

Table 8-4. Minimum Voltage Configuration for Sink Capabilities - ADCIN1 Decoded

8.3.12 Maximum Voltage Configuration

The maximum voltage for the USB Power Delivery Sink Capabilities is set according to the table below. When the received USB PD Source Capabilities do not meet the minimum and maximum voltage range the Capabilities Mismatch bit is set on the USB PD request.

ADCIN2 Decoded Value	Maximum Voltage Configuration	
1	9 V	
3	12 V	
5	15 V	
7	20 V	

 Table 8-5. Maximum Voltage Configuration for Sink Capabilities - ADCIN2 Decoded

8.3.13 Sink Current Configuration

The sink current is configured according to the table below. The configuration sets Operating and Maximum Current in the USB PD request message. The Operating Current is defined as the the current required for the sink to be functional. The Maximum Current is defined as the maximum current the sink may use. The Operating and Maximum Current can be the same if the Operational Current is the maximum current required for the sink to be functional. The Capabilities Mismatch bit is set when the PD Source Capabilities do not meet the Operating Current. When the Operating Current is set to 0 A the Capability Mismatch bit is not set.

ADCIN3	ADCIN4	Operating Current	Maximum Current
0	0	0	1.5 A
0	1	0	3 A
0	2	0	4 A
0	3	0	5 A
0	4	0.5 A	1.5 A
0	5	0.5 A	3 A
0	6	0.5 A	4 A
0	7	0.5 A	5 A
1	0	1 A	1.5 A
1	1	1 A	3 A
1	2	1 A	4 A

Table 8-6. ADCIN3 & ADCIN4 Sink Current Configuration

	-6. ADCIN3 & ADCIN4 SIIIK				
ADCIN3	ADCIN4	Operating Current	Maximum Current		
1	3	1 A	5 A		
1	4	1.5 A	1.5 A		
1	5	1.5 A	3 A		
1	6	1.5 A	4 A		
1	7	1.5 A	5 A		
2	1	2 A	3 A		
2	2	2 A	4 A		
2	3	2 A	5 A		
2	5	2.5 A	3 A		
2	6	2.5 A	4 A		
2	7	2.5 A	5 A		
3	1	3 A	3 A		
3	2	3 A	4 A		
3	3	3 A	5 A		
3	6	3.5 A	4 A		
3	7	3.5 A	5 A		
4	2	4 A	4 A		
4	3	4 A	5 A		
4	7	4.5 A	5 A		
5	3	5 A	5 A		

8.3.14 Autonegotiate Sink Minimum Power

The minimum power required is determined by the Operating Current configuration multiplied by the Minimum Voltage configuration. When the received PD Source Capabilities power do not meet the Autonegotiate Sink Minimum Power the Capability Mismatch bit is set in the PD Request message.

ADCIN1	ADCIN2	Minimum Voltage	Maximum ADCIN3 Voltage		ADCIN4	Operating Current	Maximum Current	Minimum Power	
0	4	5 V	15 V	3	1	3 A	3 A	15 W	
0	6	5 V	20 V	5	3	5 A	5 A	25 W	

Table 8-7. Autonegotiate Sink Minimum Power Example

8.3.15 Extended Sink Capabilities Power Delivery Power

The Extend Sink Capabilities Power Delivery Power for Minimum, Operational, and Maximum PDP are determined by the configured Maximum/Minimum Voltage Configuration and the Current Configuration.

	Table 0-0. Extended Sink Capabilities Fower Derivery Fower Example										
Power Delivery Power	ADCIN3/4 = 3/3	ADCIN1/2 = 0/6									
Minimum PDP = 25W	Maximum Current = 5 A	Minimum Voltage = 5 V									
Operational PDP = 100W	Maximum Current = 5 A	Maximum Voltage = 20 V									

Table 8-8. Extended Sink Capabilities Power Delivery Power Example



Table 8-8. Extended Sink Capabilities Power Delivery Power Example (continued)

Power Delivery Power	ADCIN3/4 = 3/3	ADCIN1/2 = 0/6			
Maximum PDP = 100W	Maximum Current = 5 A	Maximum Voltage = 20 V			

8.4 Device Functional Modes



8.4.1 Power States

The TPS25730 can operate in one of three different power states: Active, Idle, or Sleep. The Modern Standby mode is a special case of the Idle mode. The functionality available in each state is summarized in Table 8-9. The device automatically transitions between the three power states based on the circuits that are active and required. See Figure 8-26. In the Sleep state, the TPS25730 detects a Type-C connection. Transitioning between the Active mode to Idle mode requires a period of time (T) without any of the following activity:

- Incoming USB PD message
- Change in CC status
- GPIO input event
- I²C transactions
- Voltage alert
- Fault alert




Figure 8-26. Flow Diagram for Power States

	ACTIVE SINK MODE ⁽³⁾	SINK MODE ⁽²⁾		SLEEP MODE ⁽¹⁾							
PP_HV (TPS25730D)	enabled	enabled	disabled	disabled							
PP_EXT (TPS25730S)	enabled	enabled	disabled	disabled							
external CC1 termination	Rp 3.0A	Rp 3.0A	open	open							
external CC2 termination	open	open	open	open							

Table 8-9. Power Consumption States

(1) This mode is used for: $I_{VIN_3V3,Sleep}$

(2) This mode is used for: P_{MstbySnk}

(3) This mode is used for: I_{VIN_3V3,ActSnk}

8.5 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS25730 during sudden disconnects due to inductive effects in a cable, TI recommends that a Schottky diode be placed from VBUS to ground.






Figure 8-27. TPS25730D Schottky for Current Surge Protection




Figure 8-28. TPS25730S Schottky for Current Surge Protection

8.6 Thermal Shutdown

The TPS25730 features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of T_{SD_MAIN} . The temperature shutdown has a hysteresis of T_{SDH_MAIN} and when the temperature falls back below this value, the device resumes normal operation.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS25730 is a stand-alone Type-C PD controller for sink power only USB-PD applications. The PD controller is configured from with resistor pin strapping to set the appropriate voltage and current requirements. There is no need for an external EEPROM, external microcontroller, or firmware development for a rapid barrel jack to Type-C replacement

9.1.1 Supported Sink Power Configurations

The ADCINx pin configurations on the TPS25730 lets the user select the supported voltage and current range. The following shows two sink configurations for the TPS25730.





Figure 9-1. TPS25730S Sink Configuration







9.2 Typical Application

9.2.1 Design Requirements

For barrel jack replacements applications, the TPS25730 is configured to negotiate a PD contract according to the voltage required by the system. The TPS25730 supports 5V, 9V, 12V, 15V, and 20V up to 5A to replace a barrel jack. Power is provided to the system through the power path on the PD controller.

9.2.2 Detailed Design Procedure

The ADCINx pin configurations on the TPS25730 lets the user select the supported voltage and current range. The following shows an example schematic for the TPS25730 configured for 20 V at 3 A.




Figure 9-3. TPS25730D Sink Example Schematic




Figure 9-4. TPS25730S Sink Example Schematic

9.2.3 Application Curves

The following figures show the GPIO, VBUS, CC1, CC2 and PPHV behavior for various conditions.






Figure 9-5. PLUG_EVENT, PLUG_FLIP, DBG_ACC, and SINK_EN - CC1 Normal Orientation




Figure 9-6. PLUG_EVENT, PLUG_FLIP, DBG_ACC, and SINK_EN - CC2 Flipped Orientation






Figure 9-7. PLUG_EVENT, PLUG_FLIP, DBG_ACC, and SINK_EN - Debug Accessory Detection




Figure 9-8. PLUG_EVENT, PLUG_FLIP, CAP_MIS, and SINK_EN - PD Contract w/ Capabilities Mismatch






Figure 9-9. PLUG_EVENT, PLUG_FLIP, FAULT_IN, and SINK_EN - FAULT_IN Input





Figure 9-10. 20V PD Contract VBUS & PPHV (1-VBUS, 2-CC1, 3-CC2, 4-PPHV)

9.3 Power Supply Recommendations

9.3.1 3.3-V Power

9.3.1.1 VIN_3V3 Input Switch

The VIN_3V3 input is the main supply of the TPS25730 device. The VIN_3V3 switch (see *Power Management*) is a uni-directional switch from VIN_3V3 to LDO_3V3, not allowing current to flow backwards from LDO_3V3 to VIN_3V3. This switch is on when the 3.3-V supply is available and the dead-battery flag is cleared. The recommended capacitance C_{VIN_3V3} (see *Recommended Capacitance*) must be connected from the VIN_3V3 pin to the GND pin).

9.3.2 1.5-V Power

The internal circuitry is powered from 1.5 V. The 1.5-V LDO steps the voltage down from LDO_3V3 to 1.5 V. The 1.5-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, and memory. The 1.5-V LDO also provides power to all internal low-voltage analog circuits. Connect the recommended capacitance C_{LDO}_{1V5} (see *Recommended Capacitance*) from the LDO_1V5 pin to the GND pin.

9.3.3 Recommended Supply Load Capacitance

Recommended Capacitance lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible.



The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

9.4 Layout

9.4.1 TPS25730D - Layout

9.4.1.1 Layout Guidelines

Proper routing and placement maintain signal integrity for high speed signals and improve the heat dissipation from the power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. Best practice is to consult with board manufacturing to verify manufacturing capabilities.

9.4.1.1.1 Top Placement and Bottom Component Placement and Layout

When the TPS25730 is placed on top and its components on bottom, the solution size is at its smallest.

9.4.1.2 Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (USB2.0). All I/O are fanned out to provide an example for routing out all pins, not all designs utilize all of the I/O on the TPS25730.




Figure 9-11. Example Schematic

9.4.1.3 Component Placement

Top and bottom placement is used for this example to minimize solution size. The TPS25730D is placed on the top side of the board and the majority of its components are placed on the bottom side. When placing the components on the bottom side, TI recommends that they are placed directly under the TPS25730D. When placing the VBUS and PPHV capacitors, it is easiest to place them with the GND terminal of the capacitors to face outward from the TPS25730D or to the side because the drain connection pads on the bottom layer must not be connected to anything and left floating. All other components that are for pins on the GND pad side of the TPS25730D must be placed where the GND terminal is underneath the GND pad.



The CC capacitors must be placed on the same side as the TPS25730D close to the respective CC1 and CC2 pins. Do NOT via to another layer in between the CC pins to the CC capacitor, placing a via after the CC capacitor is recommended.




Figure 9-12 through Figure 9-13 show the placement in 2-D and 3-D.

9.4.1.4 Routing VBUS, VIN_3V3, LDO_3V3, LDO_1V5

On the top side, create pours for VBUS, VBUS_IN, and PPHV. Connect VBUS from the top layer to the bottom layer using at least 6 8-mil hole and 16-mil diameter vias. See Figure 9-16 for the recommended via sizing. For VBUS_IN and PPHV, connect from the top to bottom layer using 15 8-mil hole and 16-mil diameter vias. The via placement and copper pours are highlighted in Figure 9-17.



Figure 9-16. Recommended Minimum Via Sizing

TPS25730 SLVSGP9 – OCTOBER 2023






Figure 9-17. VBUS, VBUS_IN, and PPHV Copper Pours and Via Placement

Next, VIN_3V3, LDO_3V3, and LDO_1V5 route to their respective decoupling capacitors. Additionally, a copper pour on the bottom side is added to connect PPHV to their decoupling capacitors located on the bottom of the PCB. This action is highlighted in Figure 9-18.






Figure 9-18. VIN_3V3, LDO_3V3, and LDO_1V5 Routing

9.4.1.5 Routing CC and GPIO

Routing the CC lines with a 10-mil trace ensures the needed current for supporting powered Type-C cables through VCONN. For more information on VCONN refer to the Type-C specification. For capacitor GND pin use a 16-mil trace if possible.

Most of the GPIO signals can be fanned out on the top or bottom layer using either a 8-mil or 10-mil trace. The following images highlights how the CC lines and GPIOs are routed out.

TPS25730 SLVSGP9 – OCTOBER 2023






Figure 9-19. Top Layer GPIO Routing

Table	9-1.	Routing	Widths
Table	J -1.	routing	W IGhis

ROUTE	WIDTH (MIL MINIMUM)
CC1, CC2	8
VIN_3V3, LDO_3V3, LDO_1V8	8
Component GND	10
GPIO	8



9.4.2 TPS25730S - Layout

9.4.2.1 Layout Guidelines

Proper routing and placement maintain signal integrity for high speed signals and improve the heat dissipation from the power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. Best practice is to consult with board manufacturing to verify manufacturing capabilities.

9.4.2.1.1 Top Placement and Bottom Component Placement and Layout

When the TPS25730 is placed on top and its components on bottom, the solution size is at its smallest.

9.4.2.2 Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (USB2.0). All I/O are fanned out to provide an example for routing out all pins, not all designs utilize all of the I/O on the TPS25730S.




Figure 9-20. Example Schematic

9.4.2.3 Component Placement

Top and bottom placement is used for this example to minimize solution size. The TPS25730S is placed on the top side of the board and the majority of its components are placed on the bottom side. When placing the components on the bottom side, TI recommends that they are placed directly under the TPS25730S. All other components that are for pins on the GND pad side of the TPS25730S must be placed where the GND terminal is underneath the GND pad.

Copyright © 2023 Texas Instruments Incorporated



The CC capacitors must be placed on the same side as the TPS25730S close to the respective CC1 and CC2 pins. Do NOT via to another layer in between the CC pins to the CC capacitor, placing a via after the CC capacitor is recommended.




Figure 9-21 through Figure 9-22 show the placement in 2-D and 3-D.

9.4.2.4 Routing VBUS, PPHV, VIN_3V3, LDO_3V3, LDO_1V5

On the top side, create pours for VBUS, and PPHV. Connect PPHV from the top layer to the bottom layer using at least 12, 8-mil hole and 16-mil diameter vias. See Figure 9-25 for the recommended via sizing. The via placement and copper pours are highlighted in Figure 9-26.



Figure 9-25. Recommended Minimum Via Sizing






Figure 9-26. VBUS Copper Pours and Via Placement

Next, VIN_3V3, LDO_3V3, and LDO_1V5 are routed to their respective decoupling capacitors. This action is highlighted in Figure 9-27.

TPS25730 SLVSGP9 – OCTOBER 2023







Figure 9-27. VIN_3V3, LDO_3V3, and LDO_1V5 Routing

Figure 9-28 and Figure 9-29 show how to properly connect VSYS and the SYS_Gate control signals for the external N-FETs. The control signals can be routed on an internal layer using a 12-mil trace, and the trace going to VSYS must be as short as possible to minimize impedance, so placing a via directly on the high-voltage power path is ideal.





9.4.2.5 Routing CC and GPIO

Routing the CC lines with a 10-mil trace ensures the needed current for supporting powered Type-C cables through VCONN. For more information on VCONN refer to the Type-C specification. For capacitor GND pin use a 16-mil trace if possible.

Most of the GPIO signals can be fanned out on the top or bottom layer using either a 8-mil trace or a 10-mil trace. The following images highlight how the CC lines and GPIOs are routed out.

TPS25730 SLVSGP9 – OCTOBER 2023






Figure 9-30. Top Layer GPIO Routing

Table 9-2. Routing Widths

ROUTE	WIDTH (MIL MINIMUM)
PA_CC1, PA_CC2, PB_CC1, PB_CC2	8
VIN_3V3, LDO_3V3, LDO_1V8	6
Component GND	10
GPIO	4



10 Device and Documentation Support

10.1 Device Support

10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Documentation Support

10.2.1 Related Documentation

- USB-PD Specifications
- USB Power Delivery Specification

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2023	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS25730DREFR	ACTIVE	WQFN	REF	38	3000	RoHS & Green		Level-2-260C-1 YEAR	-40 to 125	25730D BH	Samples
TPS25730SRSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25730S BH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

30-Nov-2023



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25730DREFR	WQFN	REF	38	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TPS25730SRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

1-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25730DREFR	WQFN	REF	38	3000	367.0	367.0	35.0
TPS25730SRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0

RSM 32

4 x 4, 0.4 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RSM0032B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RSM0032B

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RSM0032B

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




REF0038A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.




REF0038A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




REF0038A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated