







TMUX4827

SCDS457A - MAY 2023 - REVISED JUNE 2023

TMUX4827 ±12-V Beyond the Supply, 2:1 (SPDT) 2-channel, Power-Off Protection Switch, with $0.13-\Omega$ Ron and 1.8-V Compatible Logic

1 Features

Supply range: 1.8 to 5.5 V

Beyond the supply signal range: -12 V to 12 V

High current support: >1A (maximum)

Ultra-low on-resistance: 0.13 Ω Low on-resistance flatness: 1.0 mΩ Low THD+N: 0.001% (-100 dB)

-40°C to +125°C operating temperature

Powered off protection

Over temperature protection

1.8 V logic compatible

Fail-safe logic

Break-before-make switching

2 Applications

- Audio input or output switching
- Ultrasonic gas flow transmitters
- Analog input modules
- Industrial module detection
- RS485/232

0.145 $V_{DD} = 1.8 \text{ V}$ $V_{DD} = 3.3 \text{ V}$ $V_{DD} = 5.5 \text{ V}$ 0.14 On Resistance (Ω) 0.135 0.13 0.125 V_S or V_D - Source or Drain Voltage (V)

On-Resistance vs Source or Drain Voltage

3 Description

The TMUX4827 is a complementary metal-oxide semiconductor (CMOS) multiplexer with 2 selectable single-pole, double-throw (SPDT) channels. This device works with a single supply (1.8 to 5.5 V), but can pass bidirectional analog and digital signals beyond the supply from -12 V to 12 V.

The TMUX4827 also features bidirectional powered off protection up to ±12 V, which isolates the switch even when there is no supply voltage present (V_{DD} = 0 V). Without this protection feature, any voltage on the switch can back-power the supply rail through an internal ESD diode and cause potential damage to the rest of the system.

With 0.001% THD+N and 1 m Ω R_{ON}-flatness, the TMUX4827 is well suited for passing precision analog and audio signals without adding distortion.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
TMUX4827	YBH (DSBGA, 9)	1.6 mm × 1.6 mm

- For all available packages, see the package option addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.






Table of Contents

1 Features	1	7.11 Charge Injection	18
2 Applications	1	7.12 Bandwidth	
3 Description		7.13 Off Isolation	19
4 Revision History	<mark>2</mark>	7.14 Crosstalk	20
5 Pin Configuration and Functions	3	8 Detailed Description	<mark>2</mark> 1
6 Specifications		8.1 Functional Block Diagram	21
6.1 Absolute Maximum Ratings	4	8.2 Device Functional Modes	21
6.2 ESD Ratings		8.3 Feature Description	21
6.3 Thermal Information	4	9 Application and Implementation	23
6.4 Recommended Operating Conditions	<mark>5</mark>	9.1 Application Information	23
6.5 Source or Drain Continuous Current	<mark>5</mark>	9.2 Typical Applications	23
6.6 Source or Drain RMS Current	<mark>5</mark>	9.3 Power Supply Recommendations	25
6.7 Electrical Characteristics	6	9.4 Layout	
6.8 Switching Characteristics	8	10 Device and Documentation Support	27
6.9 Typical Characteristics	9	10.1 Documentation Support	27
7 Parameter Measurement Information	13	10.2 Receiving Notification of Documentation Updates	<mark>27</mark>
7.1 On-Resistance	13	10.3 Support Resources	27
7.2 On-Leakage Current	13	10.4 Trademarks	27
7.3 Off-Leakage Current	14	10.5 Electrostatic Discharge Caution	27
7.4 Power-Off Leakage Current	14	10.6 Glossary	
7.5 Propagation Delay	15	11 Mechanical, Packaging, and Orderable	
7.6 t _{ON (VDD)} and t _{OFF (VDD)} Time	15	Information	27
7.7 Transition Time	16	11.1 Packaging Option Addendum	28
7.8 Break-Before-Make	16	11.2 Tape and Reel Information	
7.9 THD + Noise	17	11.3 Mechanical Data	31
7.10 Power Supply Rejection Ratio (PSRR)	17		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (May 2023) to Revision A (June 2023)

Page

5 Pin Configuration and Functions




Figure 5-1. YBH Package, 9-Ball DSBGA (Top View, Bump Side Down)

Legend				
Power	Input			
Input or Output	Ground			

Table 5-1. Pin Functions

	PIN TYPE ⁽¹⁾		DESCRIPTION
NO.	NAME	11156.7	DESCRIPTION
A1	S1A	I/O	Source pin 1A. Can be an input or output.
A2	SEL	I	Logic control input. Controls the switch connection as provided in Table 8-1.
A3	S2A	I/O	Source pin 2A. Can be an input or output.
B1	D1	I/O	Drain pin 1. Can be an input or output.
B2	GND	GND	Ground (0 V) reference
В3	D2	I/O	Drain pin 2. Can be an input or output.
C1	S1B	I/O	Source pin 1B. Can be an input or output.
C2	VDD	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between VDD and GND. Controls the switch connection as provided in Table 8-1
C3	S2B	I/O	Source pin 2B. Can be an input or output.

(1) I = input, I/O = input or output, GND = ground, P = power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} to GND	Supply voltage	-0.5	6	V
V _{SEL} to GND	Logic control input pin voltage	-0.5	6	V
V _S or V _D to GND	Source or drain voltage (Sx, Dx) to ground	-13	13	V
\\ to\\\ or\\	Source to drain or source (same channel) ⁽⁴⁾	-15	15	V
V_S to V_D or V_S	Source to drain or source (separate channel) ⁽³⁾	o to ground -13 13 vechannel) ⁽⁴⁾ rate channel) ⁽³⁾ -24 24 vechannel) ⁽³⁾ -30 30 m ent (Sx, Dx) DC + 10 % ⁽⁵⁾ m -55 150 -65 150 **	V	
I _{SEL}	Logic control input pin current	-30	30	mA
Is or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽⁵⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C
P _{tot}	Total power dissipation ⁽⁸⁾		750	mW

- (1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- 4) Maximum voltage between source and drain pins within the same channel. For example: S1A to D1 or S1A to S1B
- (5) Refer to Source or Drain Continuous Current table for I_{DC} specifications.
- (6) For WCSP package: P_{tot} derates linearly above $T_A = 70^{\circ}\text{C}$ by 9.4mW/°C.

6.2 ESD Ratings

				VALUE	UNIT
TMUX4827	MUX4827				
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±2000	\/
V _(ESD)	discharge Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾		All pills	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMUX4827	
	THERMAL METRIC ⁽¹⁾	(YBH)	UNIT
		9 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	106	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	31.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{DD}	Positive power supply voltage	1.8 ⁽¹⁾	5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	-12	12	V
V _{SEL}	Address/Select pin voltage	0	5.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} (2)	Α
T _A	Ambient temperature	-40	125	°C

- (1) Device operational $\pm 10\%$ of minimum V_{DD} down to 1.6 V
- (2) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

 V_{DD} = 3.3 V, GND = 0 V (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I _{DC}) (1)							
PACKAGE	25°C	85°C	125°C	UNIT			
YBH	1.1	0.87	0.4	Α			

⁽¹⁾ Refer to Total power dissipation (P_{tot}) limits in Absolute Maximum Ratings table that must be followed with max continuous current specification.

6.6 Source or Drain RMS Current

 V_{DD} = 3.3 V, GND = 0 V (unless otherwise noted)

RMS CURRENT PER CHANNEL (I _{RMS}) ⁽¹⁾							
PACKAGE	25°C	85°C	125°C	UNIT			
YBH	1.1	1.1	0.68	A			

(1) Refer to Total power dissipation (Ptot) limits in Absolute Maximum Ratings table that must be followed with max RMS current specification.



6.7 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

Typical at $V_{DD} = 3.3 \text{ V T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _{DD} = 2.5 V to 5.5 V	25°C		0.13	0.16	Ω
R _{ON}	On-resistance	$V_S = -12 \text{ V to } +12 \text{ V}$	-40°C to +85°C			0.225	Ω
		$I_D = -100 \text{ mA}$	-40°C to +125°C			0.250	Ω
		V _{DD} = 1.8 V to 2.5 V	25°C		0.19	0.22	Ω
ANALOG S RON RON ANALOG S RON RON ARON C RON (C RON FLAT RON FLAT RON DRIFT S(OFF) S(OPF) (C RON) C RON C R	On-resistance	$V_S = -12 \text{ V to } +12 \text{ V}$	-40°C to +85°C			0.25	Ω
		$I_D = -100 \text{ mA}$	-40°C to +125°C			0.13	Ω
		V _{DD} = 2.5 V to 5.5 V	25°C		0.002	0.225 0.250 19 0.22 0.25 0.3 02 0.03 0.05 03 0.035 0.04 0.06 01 0.01 0.05 0.07 03 0.015 0.07 0.09 01 02 0.1 1 02 0.1	Ω
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -12 \text{ V to } +12 \text{ V}$	-40°C to +85°C			0.03	Ω
		$I_D = -100 \text{ mA}$	-40°C to +125°C			0.05	Ω
		V _{DD} = 1.8 V to 2.5 V	25°C		0.003	0.225 0.250 0.250 0.250 0.30 0.03 0.03 0.05 0.04 0.06 0.01 0.05 0.07 0.09 0.1 1 2 0.1 1 2 0.1 1 2 0.1 2	Ω
ΔR_{ON}	On-resistance mismatch between channels	V _S = -12 V to +12 V	-40°C to +85°C			0.04	Ω
	CHAINCIS	$I_D = -100 \text{ mA}$	-40°C to +125°C			0.05	Ω
		$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$ $V_{S} = -12 \text{ V to } +12 \text{ V}$ $I_{D} = -100 \text{ mA}$	25°C		0.001	0.01	Ω
R _{ON FLAT}	On-resistance flatness		-40°C to +85°C			0.05	Ω
			-40°C to +125°C			0.07	Ω
	On-resistance flatness	V_{DD} = 1.8 V to 2.5 V V_{S} = -12 V to +12 V I_{D} = -100 mA	25°C		0.003	0.015	Ω
			-40°C to +85°C			0.07	Ω
			-40°C to +125°C			0.09	Ω
R _{ON DRIFT}	On-resistance drift	$V_S = 0 \text{ V}, I_S = -100 \text{ mA}$	-40°C to +125°C		0.001		Ω/°C
		Switch state is off	25°C		0.02		μΑ
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _S = ±12 V / 0 V	-40°C to +85°C	-0.1		0.1	μA
		$V_D = 0 V / \pm 12 V$	-40°C to +125°C	-1		9 0.22 0.25 0.3 2 0.03 0.05 3 0.035 0.04 0.06 1 0.01 0.05 0.07 3 0.015 0.07 0.09 1 1 2 0.1 1 2 0.1 2 0.1 2 0.1 2 0.1	μA
			25°C		0.02		μΑ
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 12 \text{ V}$	-40°C to +85°C	-0.1		0.16 0.225 0.250 0.22 0.25 0.3 0.03 0.03 0.05 0.04 0.06 0.01 0.05 0.07 0.015 0.07 0.09 0.1 1 0.1 1 0.1 2	μΑ
ID(ON)		VS VD ±12 V	-40°C to +125°C	-1			μA
		V _{DD} = 0 V	25°C		0.02		μA
ΔR _{ON} AR _{ON} R _{ON FLAT} R _{ON FLAT} R _{ON DRIFT} I _{S(OFF)} I _{S(ON)} I _{D(ON)}	Source powered-off leakage current ⁽¹⁾	V _S = ±12 V / 0 V	-40°C to +85°C	-0.1		0.1	μA
	- Carront	$V_D = 0 V / \pm 12 V$	–40°C to +125°C	-2		2	μΑ
		V _{DD} = 0 V	25°C		0.02		μA
RON ARON ARON ARON RON FLAT RON DRIFT IS(OFF) IS(ON) ID(ON)	Drain powered-off leakage current ⁽¹⁾	V _S = ±12 V / 0 V	-40°C to +85°C	-0.1		0.1	μA
		V _D = 0 V / ± 12 V	-40°C to +125°C	-2		2	μA

Submit Document Feedback

6.7 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

Typical at $V_{DD} = 3.3 \text{ V T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
LOGIC	INPUTS (SEL / EN pins)		'				
V _{IH}	Logic voltage high		-40°C to +125°C	1.1		5.5	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.6	V
I _{IH}	Input leakage current		-40°C to +125°C		1	80	nΑ
I _{IL}	Input leakage current		-40°C to +125°C	-10	-1		nA
C _{IN}	Logic input capacitance		-40°C to +125°C		5		pF
POWER	RSUPPLY	-	-			'	
			25°C		55	125	μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 V, 5 V, or V _{DD}	-40°C to +85°C			130	μΑ
			-40°C to +125°C			140	μA

⁽¹⁾ When V_S is at a voltage potential, V_D is 0 V, or when V_S is 0 V, V_D is at a voltage potential.

When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted)

Typical at $V_{DD} = 3.3 \text{ V T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _{DD} = 2.5 V to 5.5 V	25°C		8	185	μs
t _{TRAN}	Transition time from control input	V _S = 3.3 V	–40°C to +85°C			220	μs
		$R_L = 50 \Omega, C_L = 35 pF$	-40°C to +125°C			220	μs
		V _{DD} = 1.8 V to 2.5 V	25°C		10	340	μs
t _{TRAN}	Transition time from control input	V _S = 3.3 V	-40°C to +85°C			490	μs
		$R_L = 50 \Omega, C_L = 35 pF$	-40°C to +125°C			490	μs
		V _{DD} = 2.5 V to 5.5 V	25°C	40		300	μs
t _{BBM}	Break-before-make time delay	$V_S = 3.3 \text{ V}$	-40°C to +85°C	40		300	μs
		$R_L = 50 \Omega, C_L = 35 pF$	-40°C to +125°C	40		300	μs
		V _{DD} = 1.8 V to 2.5 V	25°C	40	-	420	μs
t _{BBM}	Break-before-make time delay	$V_{\rm S} = 3.3 \text{ V}$	-40°C to +85°C	40		490	μs
		$R_L = 50 \Omega, C_L = 35 pF$	-40°C to +125°C	40		490	μs
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	V_{DD} rise time = 1 μs R_L = 50 Ω , C_L = 35 pF	25°C		175		μs
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C		5		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 V$, $f = 100 \text{ kHz}$	25°C		-55		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} = 0 V, f = 100 kHz	25°C		-100		dB
BW	−3 dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$,	25°C		72		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 200 \text{ mV}_{RMS}$, $V_{BIAS} = 0 \text{ V}$, $f = 25^{\circ}\text{C}$ -0.0		-0.01		dB	
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} R_L = 32 Ω , C_L = 5 pF, f = 20 kHz	25°C		-80		dB
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		70		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		40		pF
T _{SD}	Thermal shutdown				160		°C
T _{HYST}	Thermal hysteresis				20		°C
			25°C	(0.0006		%
			-40°C to +85°C		0.001		%
		$V_{PP} = 0.5 \text{ V}, V_{BIAS} = 0 \text{ V}$	-40°C to +125°C		0.001		%
		$R_L = 600 \Omega$ f = 20 Hz to 20 kHz	25°C		-105		dB
			-40°C to +85°C		-100		dB
			-40°C to +125°C		-100		dB
THD+N	Total Harmonic Distortion + Noise		25°C		0.0008		%
			-40°C to +85°C		0.001		%
		V _{PP} = 0.5 V, V _{BIAS} = 0 V	-40°C to +125°C		0.001		%
		$R_L = 32 \Omega$	25°C		-102		dB
		t = 20 Hz to 20 kHz					
		f = 20 Hz to 20 kHz	-40°C to +85°C		-100		dB

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.9 Typical Characteristics

at T_A = 25°C (unless otherwise noted)





Figure 6-5. IDOFF Leakage vs Drain Voltage



6.9 Typical Characteristics (continued)


at T_A = 25°C (unless otherwise noted)





6.9 Typical Characteristics (continued)


at T_A = 25°C (unless otherwise noted)





6.9 Typical Characteristics (continued)

at T_A = 25°C (unless otherwise noted)





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. Figure 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.




Figure 7-1. On-Resistance Measurement Setup

7.2 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$. Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$. Either the source pin or drain pin is left floating during the measurement. Figure 7-2 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 7-2. On-Leakage Measurement Setup



7.3 Off-Leakage Current

Source and drain off-leakage current is defined as the leakage current flowing into or out of the source or drain pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$ and $I_{D(OFF)}$. Figure 7-3 shows the setup used to measure off-leakage current.




Figure 7-3. Off-Leakage Measurement Setup

7.4 Power-Off Leakage Current

Powered-off source and drain leakage current is defined as the leakage current flowing into or out of the source or drain pin when the device is powered off. This current is denoted by the symbol I_{PS(OFF)} and I_{PD(OFF)}. Figure 7-4 shows the setup used to measure off-leakage current.




Figure 7-4. Power-Off Leakage Measurement Setup

Submit Document Feedback

7.5 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 7-5 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




Figure 7-5. Propagation Delay Measurement Setup

7.6 t_{ON (VDD)} and t_{OFF (VDD)} Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 7-6 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$




Figure 7-6. t_{ON (VDD)} and t_{OFF (VDD)} Time Measurement Setup

7.7 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 7-7 shows the setup used to measure transition time, denoted by the symbol $t_{TRANSITION}$.




Figure 7-7. Transition-Time Measurement Setup

7.8 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 7-8 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 7-8. Break-Before-Make Delay Measurement Setup



7.9 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 7-9. THD + N Measurement Setup

7.10 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV $_{\rm PP}$. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




Figure 7-10. AC PSRR Measurement Setup



7.11 Charge Injection

Any mismatch in capacitance results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 7-11 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 7-11. Charge Injection Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. Figure 7-12 shows the setup used to measure bandwidth.




Figure 7-12. Bandwidth Measurement Setup



7.13 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 7-13 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 7-13. Off Isolation Measurement Setup

$$Off \, Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{1}$$



7.14 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 7-14 shows the setup used to measure, and the equation used to calculate crosstalk.




Figure 7-14. Crosstalk Measurement Setup


$$Channel - to - Channel \, Crosstalk = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{2}$$



8 Detailed Description

8.1 Functional Block Diagram

The TMUX4827 is an 2:1, 2-channel multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and V_{DD} pin.



8.2 Device Functional Modes

Table 8-1 provides the truth table for the TMUX4827.

Table 8-1. TMUX4827 Truth Table

VDD	SEL	Selected Input Connected To Drain (D) Pin
0	X ⁽¹⁾	All channels are off (Hi-Z). Device is in power-off protection.
1	0	SxA
1	1	SxB

(1) X denotes do not care.

8.3 Feature Description

8.3.1 Beyond the Supply

The TMUX4827 supports signal voltages beyond the supply on the source (Sx) and drain (Dx) pins up to ±12 V. This feature allows both AC and DC bidirectional signals above Vdd and below ground to pass through the switch without distortion, using a unidirectional supply. The device remains within the performance mentioned in the *Electrical Characteristics*.




Figure 8-1. Beyond the Supply Signal Support

8.3.2 Bidirectional Operation

The TMUX4827 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.3 Over Temperature Protection

Since the TMUX4827 has such a low on-resistance, large continuous currents can be passed through the switch with minimal attenuation. This can cause the device to self heat and may cause damage or instability. To prevent this, the TMUX4827 has integrated over-temperature protection. When the internal temperature reaches 150°C, the switch opens and the device will stop self heating. The over temperature performance is specified within the *Electrical Specifications* table.

8.3.4 Power-Off Protection

The TMUX4827 has powered-off protection up to ± 12 V on the switch path. This keeps the switch in a high impedance mode and isolates the source (Sx) and drain (Dx) pins when the supply is removed (Vdd = 0 V). Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the Electrical Specifications. For more information on powered-off protection, refer to *Eliminate Power Sequencing with Powered-off Protection Signal Switches*.




Figure 8-2. Beyond the Supply Signal Support

8.3.5 1.8 V Logic Compatible Inputs

The TMUX4827 has 1.8-V logic compatible control for all logic control inputs and the supply (V_{DD}) . 1.8-V logic level inputs allows the TMUX4827 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of material (BOM) cost. For more information on 1.8 V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches

8.3.6 Fail-Safe Logic

The TMUX4827 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to $5.5~\rm V$, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pin of the TMUX4827 to be ramped to $5.5~\rm V$ while $\rm V_{DD} = 0~\rm V$. The logic control input is protected against positive faults of up to $5.5~\rm V$ in powered-off condition, but does not offer protection against negative overvoltage conditions.

Submit Document Feedback

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

TMUX4827 is part of the *beyond the supply switches and multiplexers* family of devices. This means that this device can switch signals from -12 V to 12 V with a low voltage supply from 1.8 to 5.5 V. Additionally, the TMUX4827 features powered-off protection, which by design keeps the switches open even when there is no supply. This unique feature combination enables the TMUX4827 to be extremely versatile for a wide variety of applications such as boosted outputs and high common mode offsets.

9.2 Typical Applications

9.2.1 Audio Amplifier Switching

Often, there are multiple audio sources in a system giving the user options on which source will connect to the speaker. To enable switching between these sources, a TMUX4827 can be used. The line-in can be biased to a negative voltage, and class-D amplifier output can be higher than the typically used 3 V and 5 V supplies. So any circuitry connected needs to handle this bipolar voltage. This same scheme can be used in systems where there are multiple speaker outputs and one source as well. Here the switch is used to switch from an internal speaker to an external one. Figure 9-1 shows the block diagram for these applications. Here a TLV320AlC3x is used as an audio codec driving a TPA313x class D audio amplifier. Additionally, if IEC protection is needed on the external connectors (audio jack input or external speaker), then a 2 channel TPD2E007 can be used.

The TMUX4827 can be used to switch up to ±12 V with a supply voltage from 1.8 V to 5.5 V. The supply can also be driven directly with a GPIO, allowing the user to put the device into ultra-low power mode. In this mode, the TMUX4827 operates with powered-off protection, so any high voltage present on the inputs will not propagate to the outputs. This feature allows for the correct power up cycling and increases system robustness. Additionally, the TMUX4827 features excellent THD+N performance, so there is minimal impact to the audio signal quality through the switch. This allows the system designer to save a significant portion of board area without impacting signal integrity.




Figure 9-1. Audio Amplifier Switching



9.2.1.1 Design Requirements

Table 9-1. Design Parameters

PARAMETERS	VALUES					
Supply (V _{DD})	2.5 V to 5.5 V					
MUX I/O signal range (V _S , V _D)	-12 V to 12 V (Beyond the Supply)					
Control logic thresholds (V _{SEL})	1.8 V to 5.5 V					

9.2.1.2 Detailed Design Procedure

The TMUX4827 can support bidirectional signals beyond the supply without any external components except for the supply decoupling capacitors. Figure 8-1 shows how the signal range is above and below the device supply range. Additionally with a very low on-resistance and an ultra flat response, the TMUX4827 has a very low THD+N as well as a reduced impact to DC losses and thermal self-heating. These features make the TMUX4827 designed for audio application.

9.2.1.3 Application Curves

The low on-resistance and ultra flat response enable the TMUX4827 to have an extremely low THD+N. This results in little to no impact in audio fidelity, even in high performance systems. This allows the system designed to save a significant portion of board area without impacting signal integrity.




Figure 9-2. THD+N with Different Loading Conditions

Because this device has such a low on-resistance, it can be used in applications with very low output speaker impedance such as 8 Ω or 4 Ω systems. In these applications, the current through the switch can increase drastically, causing self heating.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



9.3 Power Supply Recommendations

The TMUX4827 operates across a wide supply range from 1.8 to 5.5 V, while supporting input or output signals from -12 V to 12 V

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at V_{DD} to ground. Place the bypass capacitors as close to the power supply pin of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always confirm that the ground (GND) connection is established before supplies are ramped.

9.4 Layout

9.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 9-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.



Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD and GND. TI recommends a 0.1-μF and 1-μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

9.4.2 Layout Example




Figure 9-4. TMUX4827 Layout Example

Submit Document Feedback



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches application brief
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



11.1 Packaging Option Addendum

Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish ⁽⁴⁾	MSL Peak Temp (3)	Op Temp (°C)	Device Marking ^{(5) (6)}	
TMUX4827YBHR	Active	DSBGA	YBH	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX4827	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Product Folder Links: TMUX4827

28




11.2 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO W Cavity A0


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX4827YBHR	DSBGA	YBH	9	3000	180.0	8.4	1.68	1.72	0.62	4.0	8.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX4827YBHR	DSBGA	YBH	9	3000	182.0	182.0	20.0




11.3 Mechanical Data

YBH0009-C02

PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

YBH0009-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

YBH0009-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 9-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TMUX4827YBHR	ACTIVE	DSBGA	YBH	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX4827	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX4827YBHR	DSBGA	YBH	9	3000	180.0	8.4	1.68	1.72	0.62	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jun-2023



*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	TMUX4827YBHR	DSBGA	YBH	9	3000	182.0	182.0	20.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated