

1. DESCRIPTION

The XL2543 and XD2543 are 12-bit, switched capacitor, successive approximation, analog to digital converters. Each device, with three control inputs [chip select (CS), the input-output clock, and the address input (DATA INPUT)], is designed for communication with the serial port of a host processor or peripheral through a serial 3-state output. The device allows high-speed data transfers from the host.

In addition to the high-speed converter and versatile control capability, the device has an on-chip 14-channel multiplexer that can select any one of 11 inputs or any one of three internal self test voltages. The sample and hold function is automatic. At the end of conversion, the end of conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the device features differential high impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.

2. FEATURES


- 12-Bit-Resolution A/D Converter
- 10- µ s Conversion Time Over Operating Temperature
- 11 Analog Input Channels
- 3 Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Linearity Error . . . 1 LSB Max
- On-Chip System Clock

- End-of-Conversion Output
- Unipolar or Bipolar Output Operation (Signed Binary With Respect to 1/2 the Applied Voltage Reference)
- Programmable MSB or LSB First
- Programmable Power Down
- Programmable Output Data Length
- CMOS Technology
- Application Report Available




3. PIN CONFIGURATIONS

(TOP VIEW)



4. BLOCK DIAGRAM





Terminal Functions

TERMIN	AL		
NAME	NO.	1/0	DESCRIPTION
AINO – AIN10	1–9, 11,12	I	Analog input. These 11 analog-signal inputs are internally multiplexed. The driving source impedance should be less than or equal to 50 Ω for 4.1-MHz I/O CLOCK operation and be capable of slewing the analog input voltage into a capacitance of 60 pF.
CS	15	I	Chip select. A high-to-low transition on CS resets the internal counters and controls and enables DATA OUT, DATA INPUT, and I/O CLOCK. A low-to-high transition disables DATA INPUT and I/O CLOCK within a setup time.
DATA INPUT	17	ı	Serial-data input. A 4-bit serial address selects the desired analog input or test voltage to be converted next. The serial data is presented with the MSB first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits are read into the address register, I/O CLOCK clocks the remaining bits in order.
DATA OUT	16	0	The 3-state serial output_for the A/D conversion result. DATA OUT is in the high-impedance state when CS is high and active when CS is low. With a valid CS, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB/LSB value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.
EOC	19	0	End of conversion. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.
GND	10		Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
I/O CLOCK	18	ı	 Input/output clock. I/O CLOCK receives the serial input and performs the following four functions: It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCK with the multiplexer address available after the fourth rising edge. On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of the I/O CLOCK. It shifts the 11 remaining bits of the previous conversion data out on DATA OUT. Data changes on the falling edge of I/O CLOCK. It transfers control of the conversion to the internal state controller on the falling edge of the last I/O CLOCK.
REF+	14	I	Positive reference voltage The upper reference voltage value (nominally VCC) is applied to REF+. The maximum input voltagerange is determined by the differencebetween thevoltage applied to this terminal and the voltage applied to the REF – terminal.
REF-	13	_	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF–.
V _{CC}	20		Positive supply voltage



5. SPECIFICATIONS

5.1. Absolute Maximum Ratings

SYMBOL	PARAMETER	Value	UNIT
VCC	Supply voltage range	V to 6.5	V
VIN	Input voltage range	-0.3 to V _{CC} + 0.3	V
Vo	Output pin voltage range	V to V _{CC} + 0.3	V
V _{ref+}	Positive reference voltag	V _{CC} + 0.1	V
V _{ref} _	Negativereference voltage	V	V
I _I (any input)	Peak input curren	±20	mA
I _I (all inputs)	Peak total input current	30	mA
Operating free-ai	ir temperature range		
	XL2543 XL2543-SS	-40to 8 5	°C
TA	XD2543	-40to 8 5	°C
T _{stg}	Storage temperature range	65to 150	°C
Tı	Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260	°C

^[1] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminal with REF – and GND wired together (unless otherwise noted).

5.2. recommended operating conditions

			MIN	NOM	MAX	UNIT
Suppl	Supply voltage, VCC				5.5	>
Positive reference voltage, V _{ref+} (see Note 2)				V _{CC}		>
Negative reference	voltage, V _r	ef– (see Note 2)		0		٧
Differential reference vo	Itage, V _{ref+}	V _{ref} (see Note 2)	2.5	Vcc	Vcc+0.1	٧
Analog input	Analog input voltage (see Note 2)				Vcc	٧
High-level control input voltage, V _I	Н	V _{CC} = 4.5 V to 5.5 V		2		٧
Low-level control input voltage, V _I	L	V _{CC} = 4.5 V to 5.5 V			0.8	٧
Clock frequ	iency at I/C	CLOCK	0		4.1	MHz
Setup time, address bits at DATA INP	UT before I	/O CLOCK↑, t _{Su(A)} (see Figure 4)	100			ns
Hold time, <u>ad</u> dress bits afte	er I/O CLOC	K↑, th(<u>A</u>) (see Figure 4)	0			ns
Hold time, CS low after last	I/O CLOCK	↓, th(C <u>S)</u> (see Figure 5)	0			ns
Setup time, CS low before clocking in firs	st address b	oit, t _{su} (CS) (see Note 3 and Figure 5)	1.425			μs
Pulse duration, I,	O CLOCK h	igh, twH(I/O)	120			ns
Pulse duration, I	/O CLOCK I	ow, t _w L(I/O)	120			ns
Transition time, I/O CLOCK high	Transition time, I/O CLOCK high to low, tt(I/O) (see Note 4 and Figure 6)				1	μs
Transition time, D	Transition time, DATA INPUT and CS, t _t (CS)				10	μs
		XL2543 XL2543-SS	-40		85	
Operating free-air temperature, TA		XD2543	-40		85	°C

All typical values are at $T_A = 25$ C.

NOTES:

- [1] Analog input voltages greater than that applied to REF+ convert as all ones (11111111111), while input voltages less than that applied to REF- convert as all zeros (00000000000).
- [2] To minimize errors caused by noise at the CS input, the internal circuitry waits for a setup time after CS ↓ before responding to control input signals. No attempt should be made to clock in an address until the minimum CS setup time has elapsed.
- [3] This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 s for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

www.xinluda.com 4/23 Rev 2.3



5.3. Electrical Characteristics

electrical characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz (unless otherwise noted)

	PARAMETE		TEST CON	UDITIONS	25	43		UNIT	
	PAKAIVIETE	N	TEST COM	MIN	TYP	MAX	UNII		
V _{OH} High-level ou		tout voltage	VCC = 4.5 V,	IOH = -1.6 mA	2.4			V	
		iput voitage	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -20 A	V _{CC} -0.1			V	
V _{OL}	Low-level out	nut voltage	V _{CC} = 4.5 V,	I _{OL} = 1.6 mA			0.4	v	
-01	Low-level out	put voitage	VCC = 4.5 V to 5.5 V,	IOL = 20 A			0.1	V	
I _{OZ} High-impedance off-state output		VO = VCC	CS at VCC		1	2.5	•		
102	curr	rent	V _O = 0,	CS at VCC		1	-2.5	А	
I _{IH} High-level input current		VI = VCC			1	2.5	Α		
Ι _Ι L	I _{IL} Low-level input current		V _I = 0			1	-2.5	Α	
lcc	I _{CC} Operating supply current		CS at 0 V			1	2.5	mA	
I _{CC(PD)}	I _{CC(PD)} Power-down current		For all digital inputs, $0 \leqslant V_I \leqslant 0.5 \text{ V or } V_I \geqslant V_{CC}$	– 0.5 V		4	25	А	
			Selected channel at VCC,	Unselected channel at 0 V			1		
Selected channel leakage current		Selected channel at 0 V, Unselected channel at V _{CC}				-1	А		
Maximum static analog reference current into REF+		V _{ref+} = V _{CC} ,	V _{ref} _ = GND		1	2.5	А		
Ci	Input canacitance	Analog inputs				30	60	n.E	
	Input capacitance	Control inputs				5	15	pF	

electrical characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz (unless otherwise noted)

					25	43			
	PARAMETEI	R	TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT	
VOH High-level outp		tout voltage	VCC = 4.5 V,	IOH = -1.6 mA	2.4			V	
		tput voitage	V _{CC} = 4.5 V to 5.5 V,	IOH = -20 A	V _{CC} -0.1			V	
V _{OL}	Low-level out	mut valtaga	V _{CC} = 4.5 V,	I _{OL} = 1.6 mA			0.4	V	
VOL	Low-level out	put voitage	V _{CC} = 4.5 V to 5.5 V,	I _{OL} = 20 A			0.1	V	
loz	High-impedance o	off-state output	VO = VCC,	CS at VCC		1	2.5		
loz current		V _O = 0,	CS at VCC		1	-2.5	A		
ΊΗ	High-level input current VI = VCC				1	10	А		
ΙΙL	Low-level input current		VI = 0			1	-10	Α	
l _{CC}	Operating supply current		CS at 0 V			1	2.5	mA	
ICC(PD)) Power-down current		For all digital inputs, 0 ≤ VI ≤ 0.5 V or VI ≥ VCC – ().5 V		4	25	А	
			Selected channel at VCC,	Unselected channel at 0 V			10		
Selected channel leakage current		Selected channel at 0 V, U	Inselected channel at VCC			-10	А		
Maximum static analog reference current into REF+		v _{ref+} = v _{CC} ,	V _{ref} = GND		1	2.5	Α		
Ci	Input capacitance	Analog inputs				30	60	"F	
Ч	піриї сараспапсе	Control inputs				5	15	pF	

All typical values are at VCC = 5 V, TA = 25 C.

www.xinluda.com 5 / 23 Rev 2.3



operating characteristics over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, f(I/O CLOCK) = 4.1 MHz


	PARAMETER	TEST CONDITIONS	MIN	TY	P MAX	UNIT
EL	Linearity error (see Note 5)	See Figure 2			±1	LSB
ED	Differential linearity error	See Figure 2			±1	LSB
EO	Offset error (see Note 6)	See Note 2 and Figure 2			±1.5	LSB
EG	Gain error (see Note 6)	See Note 2 and Figure 2			±1	LSB
EΤ	Total unadjusted error (see Note 7)				±1.75	LSB
		DATA INPUT = 1011		204	8	
Cal	f took output ands (and Table 2 and Nata 0)	DATAINPUT = 1100		0		
Self-test output code (see Table 3 and Note 8)		DATAINPUT = 1101		409	5	
t(conv)	Conversion time	See Figures 9–14		8	10	μs
tc	Total cycle time (access, sample, and conversion)	See Figures 9–14 and Note 9			10 + total I/O CLOCK periods + ^t d(I/O-EOC)	μs
^t acq	Channel acquisition time (sample)	See Figures 9–14 and Note 9	4		12	I/O CLOCK periods
t _V	Valid time, DATA OUT remains valid after I/O CLOCK $\!\!\!\downarrow$	See Figure 6	10			ns
^t d(I/O-DATA)	Delay time, I/O CLOCK \downarrow to DATA OUT valid	See Figure 6			150	ns
^t d(I/O-EOC)	Delay time, last I/O CLOCK $↓$ to EOC $↓$	See Figure 7		1.5	2.2	μs
^t d(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB/LSB)	See Figure 8			100	ns
t _{PZH} , t _{PZL}	Enable time, $\overline{\text{CS}}\downarrow$ to DATA OUT (MSB/LSB driven)	See Figure 3		0.7	1.3	μs
t _{PHZ} , t _{PLZ}	Disable time, $\overline{\text{CS}} \uparrow$ to DATA OUT (high impedance)	See Figure 3		70	150	ns
^t r(EOC)	Rise time, EOC	See Figure 8		15	50	ns
^t f(EOC)	Fall time, EOC	See Figure 7		15	50	ns
^t r(bus)	Rise time, data bus	See Figure 6		15	50	ns
^t f(bus)	Fall time, data bus	See Figure 6		15	50	ns
^t d(I/O-CS)	Delay time, last I/O CLOCK \downarrow to CS \downarrow to abort conversion (see Note 10)				5	μs

All typical values are at T $_A$ = 25°C. NOTES:


- [1] Analog input voltages greater than that applied to REF + convert as all ones (11111111111), while input voltages less than that applied to REF convert as all zeros (00000000000).
- [2] Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
- [3] Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.
- [4] Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
- [5] Both the input address and the output codes are expressed in positive logic.
- [6] I/O CLOCK period = 1 /(I/O CLOCK frequency) (see Figure 7).
- [7] Any transitions of CS are recognized as valid only when the level is maintained for a setup time. CS must be taken low at 5 s of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between 5 s and 10 s, the result is uncertain as to whether the conversion is aborted or the conversion results are valid.


www.xinluda.com 6 / 23 Rev 2.3






LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	-
C1	10-μF 35-V tantalum capacitor	_
C2	0.1-μF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent
C3	470-pF porcelain Hi-Q SMD capacitor	Johanson 201S420471JG4L or equivalent









NOTE A: To ensure full conversion accuracy, it is recommended that no input signal change occurs while a conversion is ongoing.

Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms




Figure 7. I/O CLOCK and EOC Voltage Waveforms






Figure 8. EOC and DATA OUT Voltage Waveforms




www.xinluda.com 8 / 23 Rev 2.3





NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS before responding to control input signals.

Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.




NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS before responding to control input signals.

Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


www.xinluda.com 9 / 23 Rev 2.3





NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS before responding to control input signals.


Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.



NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS before responding to control input signals.


Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.





NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS ↓ before responding to control input signals.

Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.



NOTE A: To minimize errors caused by noise at $\overline{\text{CS}}$, the internal circuitry waits for a setup time after $\overline{\text{CS}}$ ↓ before responding to control input signals.

Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.



6. PRINCIPLES OF OPERATION

Initially, with chip select (CS) high, I/O CLOCK and DATA INPUT are disabled and DATA OUT is in the high-impedance state. \overline{CS} going low begins the conversion sequence by enabling I/O CLOCK and DATA INPUT and removes DATA OUT from the high-impedance state.

The input data is an 8-bit data stream consisting of a 4-bit analog channel address (D7 - D4), a 2-bit data length select (D3 - D2), an output MSB or LSB first bit (D1), and a unipolar or bipolar output select bit (D0) that are applied to DATA INPUT. The I/O CLOCK sequence applied to the I/O CLOCK terminal transfers this data to the input data register.

During this transfer, the I/O CLOCK sequence also shifts the previous conversion result from the output data register to DATA OUT. I/O CLOCK receives the input sequence of 8, 12, or 16 clock cycles long depending on the data-length selection in the input data register. Sampling of the analog input begins on the fourth falling edge of the input I/O CLOCK sequence and is held after the last falling edge of the I/O CLOCK sequence. The last falling edge of the I/O CLOCK sequence also takes EOC low and begins the conversion.

6.1. converter operation

The operation of the converter is organized as a succession of two distinct cycles: 1) the I/O cycle and 2) the actual conversion cycle.

6.2. I/O cycle

The I/O cycle is defined by the externally provided I/O CLOCK and lasts 8, 12, or 16 clock periods, depending on the selected output data length.

During the I/O cycle, the following two operations take place simultaneously.

An 8-bit data stream consisting of address and control information is provided to DATA INPUT. This data is shifted into the device on the rising edge of the first eight I/O CLOCKs. DATA INPUT is ignored after the first eight clocks during 12- or 16-clock I/O transfers.

The data output, with a length of 8, 12, or 16 bits, is provided serially on DATA OUT. When $\overline{\text{CS}}$ is held low, the first output data bit occurs on the rising edge of EOC. When $\overline{\text{CS}}$ is negated between conversions, the first output data bit occurs on the falling edge of $\overline{\text{CS}}$. This data is the result of the previous conversion period, and after the first output data bit, each succeeding bit is clocked out on the falling edge of each succeeding I/O CLOCK.

6.3. conversion cycle

The conversion cycle is transparent to the user, and it is controlled by an internal clock synchronized to I/O CLOCK. During the conversion period, the device performs a successive-approximation conversion on the analog input voltage. The EOC output goes low at the start of the conversion cycle and goes high when conversion is complete and the output data register is latched. A conversion cycle is started only after the I/O cycle is completed, which minimizes the influence of external digital noise on the accuracy of the conversion.

www.xinluda.com 12 / 23 Rev 2.3



6.4. power up and initialization

After power up, $\overline{\text{CS}}$ must be taken from high to low to begin an I/O cycle. EOC is initially high, and the input data register is set to all zeroes. The contents of the output data register are random, and the first conversion result should be ignored. To initialize during operation, $\overline{\text{CS}}$ is taken high and is then returned low to begin the next I/O cycle. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

Table 1. Operational Terminology

Current (N) I/O cycle	The entire I/O CLOCK sequence that transfers address and control data into the data register and clocks the digital result from the previous conversion from DATA OUT				
Current (N) conversion cycle	The conversion cycle starts immediately after the current I/O cycle. The end of the current I/O cycle is the last clock falling edge in the I/O CLOCK sequence. The current conversion result is loaded into the output register when conversion is complete.				
Current (N) conversion result	The current conversion result is serially shifted out on the next I/O cycle.				
Previous (N-1) conversion cycle	The conversion cycle just prior to the current I/O cycle				
Next (N+1) I/O cycle	The I/O period that follows the current conversion cycle				

Example: In the 12-bit mode, the result of the current conversion cycle is a 12-bit serial-data stream clocked out during the next I/O cycle. The current I/O cycle must be exactly 12 bits long to maintain synchronization, even when this corrupts the output data from the previous conversion. The current conversion is begun immediately after the twelfth falling edge of the current I/O cycle

www.xinluda.com 13 / 23 Rev 2.3



6.5. data input

The data input is internally connected to an 8-bit serial-input address and control register. The register defines the operation of the converter and the output data length. The host provides the data word with the MSB first. Each data bit is clocked in on the rising edge of the I/O CLOCK sequence (see Table 2 for the data input-register format).

INPUT DATA BYTE ADDRESS BITS L1 LO LSBF BIP **FUNCTION SELECT** D7 D5 D4 D3 D2 D1 D0 (MSB) (LSB) Select input channel AIN₀ 0 0 0 0 AIN1 0 0 0 AIN2 0 0 0 AIN3 0 0 AIN4 0 0 0 1 0 AIN5 1 0 AIN6 0 0 AIN7 1 AIN8 0 0 0 AIN9 0 0 AIN10 0 Select test voltage $(V_{ref+} - V_{ref-})/2$ 0 1 V_{ref}-0 0 V_{ref+} 0 Software power down Output data length 8 bits 12 bits xt 0 16 bits Output data format MSB first 0 LSB first (LSBF) Unipolar (binary) 0 Bipolar (BIP) 2s complement

Table 2. Input-Register Format

X represents a do not care condition.

6.5.1. data input address bits

The four MSBs (D7 - D4) of the data register address one of the 11 input channels, a reference-test voltage, or the power-down mode. The address bits affect the current conversion, which is the conversion that immediately follows the current I/O cycle. The reference voltage is nominally equal to Vref+- Vref-.

www.xinluda.com 14 / 23 Rev 2.3



6.5.2. data output length

The next two bits (D3 and D2) of the data register select the output data length. The data-length selection is valid for the current I/O cycle (the cycle in which the data is read). The data-length selection, being valid for the current I/O cycle, allows device start-up without losing I/O synchronization. A data length of 8, 12, or 16 bits can be selected. Since the converter has 12-bit resolution, a data length of 12 bits is suggested.

With D3 and D2 set to 00 or 10, the device is in the 12-bit data-length mode and the result of the current conversion is output as a 12-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly 12 bits long for proper synchronization, even when this means corrupting the output data from a previous conversion. The current conversion is started immediately after the twelfth falling edge of the current I/O cycle.

With bits D3 and D2 set to 11, the 16-bit data-length mode is selected, which allows convenient communication with 16-bit serial interfaces. In the 16-bit mode, the result of the current conversion is output as a 16-bit serial data stream during the next I/O cycle with the four LSBs always reset to 0 (pad bits). The current I/O cycle must be exactly 16 bits long to maintain synchronization even when this means corrupting the output data from the previous conversion. The current conversion is started immediately after the sixteenth falling edge of the current I/O cycle.

With bits D3 and D2 set to 01, the 8-bit data-length mode is selected, which allows fast communication with 8-bit serial interfaces. In the 8-bit mode, the result of the current conversion is output as an 8-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly eight bits long to maintain synchronization, even when this means corrupting the output data from the previous conversion. The four LSBs of the conversion result are truncated and discarded. The current conversion is started immediately after the eighth falling edge of the current I/O cycle.

Since D3 and D2 take effect on the current I/O cycle when the data length is programmed, there can be a conflict with the previous cycle when the data-word length is changed from one cycle to the next. This may occur when the data format is selected to be least significant bit first, since at the time the data length change becomes effective (six rising edges of I/O CLOCK), the previous conversion result has already started shifting out.

In actual operation, when different data lengths are required within an application and the data length is changed between two conversions, no more than one conversion result can be corrupted and only when it is shifted out in LSB-first format.

6.5.3. sampling period

During the sampling period, one of the analog inputs is internally connected to the capacitor array of the converter to store the analog input signal. The converter starts sampling the selected input immediately after the four address bits have been clocked into the input data register. Sampling starts on the fourth falling edge of I/O CLOCK. The converter remains in the sampling mode until the eighth, twelfth, or sixteenth falling edge of the I/O CLOCK depending on the datalength selection. After the EOC delay time from the last I/O CLOCK falling edge, the EOC output goes low indicating that the sampling period is over and the conversion period has begun. After

www.xinluda.com 15 / 23 Rev 2.3



EOC goes low, the analog input can be changed without affecting the conversion result. Since the delay from the falling edge of the last I/O CLOCK to EOC low is fixed, time-varying analog input signals can be digitized at a fixed rate without introducing systematic harmonic distortion or noise due to timing uncertainty.

After the 8-bit data stream has been clocked in, DATA INPUT should be held at a fixed digital level until EOC goes high (indicating that the conversion is complete) to maximize the sampling accuracy and minimize the influence of external digital noise.

6.5.4. data register, LSB first

D1 in the input data register (LSB first) controls the direction of the output binary data transfer. When D1 is reset to 0, the conversion result is shifted out MSB first. When set to 1, the data is shifted out LSB first. Selection of MSB first or LSB first always affects the next I/O cycle and not the current I/O cycle. When changing from one data direction to another, the current I/O cycle is never disrupted.

6.5.5. data register, bipolar format

D0 (BIP) in the input data register controls the binary data format used to represent the conversion result. When D0 is cleared to 0, the conversion result is represented as unipolar (unsigned binary) data. Nominally, the conversion result of an input voltage equal to Vref - is a code of all zeros (000 . . . 0), the conversion result of an input voltage equal to Vref + is a code of all ones (111 . . . 1), and the conversion result of Vref + Vref - is a code of a one followed by zeros (100 ... 0).

When D0 is set to 1, the conversion result is represented as bipolar (signed binary) data. Nominally, conversion of an input voltage equal to Vref - is a code of a one followed by zeros (100 . . . 0), conversion of an input voltage equal to Vref + is a code of a zero followed by all ones (011 . . . 1), and the conversion of (Vref + Vref -)/2 is a code of all zeros (000 . . . 0). The MSB is interpreted as the sign bit. The bipolar data format is related to the unipolar format in that the MSBs are always each other's complement.

Selection of the unipolar or bipolar format always affects the current conversion cycle, and the result is output during the next I/O cycle. When changing between unipolar and bipolar formats, the data output during the current I/O cycle is not affected.

6.5.6. EOC output

The EOC signal indicates the beginning and the end of conversion. In the reset state, EOC is always high. During the sampling period (beginning after the fourth falling edge of the I/O CLOCK sequence), EOC remains high until the internal sampling switch of the converter is safely opened. The opening of the sampling switch occurs after the eighth, twelfth, or sixteenth I/O CLOCK falling edge, depending on the data-length selection in the input data register. After the EOC signal goes low, the analog input signal can be changed without affecting the conversion result.

The EOC signal goes high again after the conversion is completed and the conversion result is latched into the output data register. The rising edge of EOC returns the converter to a reset state and a new I/O cycle begins. On the rising edge of EOC, the first bit of the current conversion result is on DATA OUT when \overline{CS} is low. When \overline{CS} is negated between conversions, the first bit of the current conversion result occurs at DATA OUT on the falling edge of \overline{CS} .

www.xinluda.com 16 / 23 Rev 2.3



6.5.7. data format and pad bits

D3 and D2 of the input data register determine the number of significant bits in the digital output that represent the conversion result. The LSB-first bit determines the direction of the data transfer while the BIP bit determines the arithmetic conversion. The numerical data is always justified toward the MSB in any output format.

The internal conversion result is always 12 bits long. When an 8-bit data transfer is selected, the four LSBs of the internal result are discarded to provide a faster one-byte transfer. When a 12-bit transfer is used, all bits are transferred. When a 16-bit transfer is used, four LSB pad bits are always appended to the internal conversion result. In the LSB-first mode, four leading zeros are output. In the MSB-first mode, the last four bits output are zeros.

When \overline{CS} is held low continuously, the first data bit of the newly completed conversion occurs on DATA OUT on the rising edge of EOC. When a new conversion is started after the last falling edge of I/O CLOCK, EOC goes low and the serial output is forced to a setting of 0 until EOC goes high again.

When \overline{CS} is negated between conversions, the first data bit occurs on DATA OUT on the falling edge of \overline{CS} . On each subsequent falling edge of I/O CLOCK after the first data bit appears, the data is changed to the next bit in the serial conversion result until the required number of bits has been output.

6.5.8. chip-select input (CS)

 $\overline{\text{CS}}$ enables and disables the device. During normal operation, $\overline{\text{CS}}$ should be low. Although the use of $\overline{\text{CS}}$ is not necessary to synchronize a data transfer, it can be brought high between conversions to coordinate the data transfer of several devices sharing the same bus.

When $\overline{\text{CS}}$ is brought high, the serial-data output is immediately brought to the high-impedance state, releasing its output data line to other devices that may share it. After an internally generated debounce time, I/O CLOCK is inhibited, thus preventing any further change in the internal state.

When \overline{CS} is subsequently brought low again, the device is reset. \overline{CS} must be held low for an internal debounce time before the reset operation takes effect. After \overline{CS} is debounced low, I/O CLOCK must remain inactive (low) for a minimum time before a new I/O cycle can start.

 $\overline{\text{CS}}$ can interrupt any ongoing data transfer or any ongoing conversion. When $\overline{\text{CS}}$ is debounced low long enough before the end of the current conversion cycle, the previous conversion result is saved in the internal output buffer and shifted out during the next I/O cycle.

6.5.9. power-down features

When a binary address of 1110 is clocked into the input data register during the first four I/O CLOCK cycles, the power-down mode is selected. Power down is activated on the falling edge of the fourth I/O CLOCK pulse.

www.xinluda.com 17 / 23 Rev 2.3



During power down, all internal circuitry is put in a low-current standby mode. No conversions are performed, and the internal output buffer keeps the previous conversion cycle data results provided that all digital inputs are held above VCC – 0.5 V or below 0.5 V. The I/O logic remains active so the current I/O cycle must be completed even when the power-down mode is selected. Upon power-on reset and before the first I/O cycle, the converter normally begins in the power-down mode. The device remains in the power-down mode until a valid input address (other than 1110) is clocked in. Upon completion of that I/O cycle, a normal conversion is performed with the results being shifted out during the next I/O cycle.

6.6. analog input, test, and power-down mode

The 11 analog inputs, three internal voltages, and power-down mode are selected by the input multiplexer according to the input addresses shown in Tables 2, 3, and 4. The input multiplexer is a break-before-make type to reduce input-to-input noise rejection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK and continues for the remaining I/O CLOCK pulses. The sample is held on the falling edge of the last I/O CLOCK pulse. The three internal test inputs are applied to the multiplexer, then sampled and converted in the same manner as the external analog inputs. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

ESHIFTED INTO DATA INPUT NALOG INPUT SELECTED **BINARY** HEX AIN0 0000 0 AIN1 0001 1 AIN2 0010 2 AIN3 3 4 AIN4 0100 AIN5 0101 5 0110 AIN6 6 AIN7 0111 7 8 AIN9 1001 9 AIN10 1010

Table 3. Analog-Channel-Select Address

Table 4. Test-Mode-Select Address

	JE SHIFTED INTO DA		
VOLTAGE SELECTED [†]	BINARY	HEX	UNIPOLAR OUTPUT RESULT (HEX) [‡]
V _{ref+} -V _{ref-2}	1011	В	800
V _{ref} _	1100	С	000
V _{ref+}	1101	D	FFF

- [1] Vref + is the voltage applied to REF +, and Vref is the voltage applied to REF –.
- [2] The output results shown are the ideal values and may vary with the reference stability and with internal offsets.

Table 5. Power-Down-Select Addres

	VALUESHIFTED IN		
INPUT COMMAND	BINARY	HEX	RESULT
Power down	1110	Е	I _{CC} ≤ 25 μA

www.xinluda.com 18 / 23 Rev 2.3




6.7. converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the SC switch and all ST switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, 12 capacitors are examined separately until all 12 bits are identified and the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 4096). Node 4096 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. When the voltage at the summing node is greater than the trip point of the threshold detector (approximately 1/2 VCC), a bit 0 is placed in the output register and the 4096-weight capacitor is switched to REF–. When the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and this 4096-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 2048-weight capacitor, the 1024-weight capacitor, and so forth down the line until all bits are determined. With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to determine the bits from MSB to LSB.


6.8. reference voltage inputs

The two reference inputs used with the device are the voltages applied to the REF+ and REF-terminals. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero-scale reading respectively. These voltages and the analog input should not exceed the positive supply or be lower than ground consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ terminal voltage and at zero when the input signal is equal to or lower than REF- terminal voltage.






7. APPLICATION INFORMATION



NOTES:

- [1] This curve is based on the assumption that Vref+ and Vref have been adjusted so that the voltage at the transition from digital 0 to 1 (VZT) is 0.0006 V and the transition to full scale (VFT) is 4.9134 V. 1 LSB = 1.2 mV.
- [2] The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.





7.1. simplified analog input analysis

Using the equivalent circuit in Figure 18, the time required to charge the analog input capacitance from 0 V to VS within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_C = V_S(1 - e^{-t/RtCi)}$$
(1)

Where:

$$R_t = R_S + r_i$$

The final voltage to 1/2 LSB is given by

$$V_C(1/2 LSB) = V_S - (V_S/8192)$$
 (2)

Equating equation 1 to equation 2 and solving for time tc gives

$$Vs - (Vs/8192) = Vs(1 - e^{-t/RtCi})$$
(3)


and

$$t_{C} (1/2 LSB) = R_{t} \times C_{i} \times In(8192)$$
 (4)

Therefore, with the values given, the time for the analog input signal to settle is

$$t_c (1/2 LSB) = (R_s + 1 k\Omega) \times 60 pF \times ln(8192)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V_I = Input Voltage at AIN

VS = External Driving Source Voltage

Rs = Source Resistance

ri = Input Resistance Ci = Input Capacitance

VC= Capacitance Charging Voltage

Driving source requirements:

- $\begin{tabular}{ll} \hline \textbf{1]} & \textbf{Noise and distortion for the source must be equivalent to the resolution of the converter.} \\ \hline \end{tabular}$
- [2] Rs must be real at the input frequency.

www.xinluda.com 21 / 23 Rev 2.3



8. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL2543	XL2543	SOP20	12.90 * 7.5	-40 to 85	MSL3	T&R	1000
XD2543N	XD2543N	DIP20	22.90 * 6.55	-40 to 85	MSL3	Tube 18	720
XL2543-SS	XL2543-SS	SSOP20	7.20 * 5.30	- 40 to 85	MSL3	T&R	2500

9. DIMENSIONAL DRAWINGS

