


## 256-Kbit I<sup>2</sup>C-compatible Serial EEPROM

#### Features

- Supply Voltage: 1.7V to 5.5V
  - 2-wire Serial Interface I<sup>2</sup>C Compatible
    - 400 kHz and High Speed 1MHz Transfer Rate Compatibility
- Byte and Page (up to 64 Bytes) Write Mode
  - Partial Page Writes Allowed
- Self-timed Write Cycle (3ms Maximum)
- Hardware Write Protection on the Whole Memory Array
- Additional 64-byte Write Lockable Page and 128-bit Unique ID
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Low Operating Current
  - Write Current: 1mA (Maximum)
  - Read Current: 0.5mA (Maximum)
  - Standby Current: 1µA (Maximum)
- High Reliability
  - Endurance: 2,000,000 Write Cycles
  - Data Retention: 100 Years
- Operating Temperature Range: -40°C to +105°C
- Green Packaging Options (Pb/Halide-free/RoHS Compliant)
  - DIP-8,TSSOP-8, SOP-8,MSOP-8

#### **Ordering Information**

DEVICE	Package Type	MARKING	Packing	Packing Qty
AT24C256CN	DIP-8	24C256C	TUBE	2000pcs/box
AT24C256CM/TR	SOP-8	24C256C	REEL	2500pcs/reel
AT24C256CMM/TR	MSOP-8	C256C	REEL	3000pcs/reel
AT24C256CMT/TR	TSSOP-8	C256C	REEL	3000pcs/reel






#### Description

The AT24C256C is a 256-Kbit I<sup>2</sup>C-compatible Serial EEPROM (Electrically Erasable Programmable Memory) device. The device is designed to operate in a supply voltage range of 1.7V to 5.5V, with a maximum of 1MHz transfer rate. The operating temperature range is from -40°C to +105°C. The device incorporates a Write Protection pin used for hardware Write Protection on the whole memory array.

The Serial EEPROM memory is organized as 512 pages of 64 bytes each, totaling 32768\*8 bits. The device offers an additional 64-byte Identification Page for users to store sensitive application parameters. This page can be permanently locked in Read-only mode after the application data is written into the Identification Page. The AT24C256C also offers a separate memory block containing a factory programmed 128-bit Unique ID. This block is in Read-onlymode and can be accessed to by sending a specific Read command.

The AT24C256C is delivered in Lead-free green packages: DIP-8, TSSOP-8, SOP-8, MSOP-8.


#### Pin Configuration




#### **Pin Descriptions**

Symbol	Туре	Name and Function
E0 E1 E2	Input	<b>Device Address Inputs:</b> The E0, E1, and E2 pins are used to select the device address and correspond to the three Least-Significant Bits of the I <sup>2</sup> C seven-bit slave address. These pins canbe directly connected to V <sub>CC</sub> or GND in any combination, allowing up to eight devices on the same bus.
SDA	Input/Output	<b>Serial Data:</b> The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device.
SCL	Input	<b>Serial Clock:</b> The SCL pin is used to provide a clock to the device and is used to control the flow of data to and from the device. Command and input data present on the SDA pin is always latched in on the rising edge of SCL, while output data on the SDA pin is always clocked out on the falling edge of SCL.
Vcc	Power	<b>Device Power Supply:</b> The V <sub>CC</sub> pin is used to supply the source voltage to the device. Operations at invalid V <sub>CC</sub> voltages may produce spurious results and should not be attempted.
GND	Power	<b>Ground:</b> The ground reference for the power supply. GND should be connected to the systemground.
WP	Input	Write Protection: The WP pin is used to write protect the entire contents of the memory. When the WP pin is connected to Power Supply, the entire memory array becomes Write-protected, that is, the device becomes Read-only. When the WP pin is connected to Ground or left floating,Write operations are enabled. When the WP pin is driven high, the device address byte and the word address bytes are acknowledged, data bytes are not acknowledged.





#### **Functional Block Diagram**





#### **Device Communication**

The AT24C256C operates as a slave device and utilizes a 2-wire serial interface to communicate with the Master. The Master initiates and controls all Read and Write operations to the slave devices on the serialbus, and both the Master and the slave devices can transmit and receive data on the bus.


The serial interface is comprised of just two signal lines: the Serial Clock (SCL) and the Serial Data (SDA). Data is always latched into the AT24C256C on the rising edge of SCL and is always output from the deviceon the falling edge of SCL. Both the SCL pin and SDA pin incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant Bit (MSB) first. During the bus communication, one data bit is transmitted every clock cycle, and after eight bits of data has been transferred, the receiving device must respond with an acknowledge or a no-acknowledge response bit during a ninth clock cycle generated by the Master. Therefore, nine clock cycles are required for every one byte of data transferred. There is no unused clock cycle during any Read or Write operation, so theremust not be any interruptions or breaks during the data stream.

During data transfers, data on the SDA pin must only change while SCL is low, and the data must remainstable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the Master.

#### Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is stable in Logic 1 state. The Start condition must precede any command as the Master uses a Start condition to initiate any data transfer sequence (see **Figure 1**). The AT24C256C will continuously monitor the SDA and SCL pins for a Start condition, and the device will not respond unless one is given.



#### Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable inLogic 1 state (see **Figure 1**). A stop condition terminates communication between the AT24C256C and the Master. A Stop condition at the end of a Write command triggers the EEPROM internal write cycle. Otherwise, the AT24C256 subsequently returns to Standby mode after receiving a Stop condition.

#### Acknowledge (ACK)

After each byte of data is received, the AT24C256C should acknowledge to the Master that it has received the data byte successfully. This is accomplished by the Master first releasing the SDA line and providing the ACK/NACK clock cycle (a ninth clock cycle for every byte). During the ACK/NACK clock cycle, the AT24C256C must output Logic 0 as ACK for the entire clock cycle so that the SDA line must be stable in Logic 0 state during the entire high period of the clock cycle (see **Figure 1**).




#### Standby Mode

The AT24C256C features a low-power Standby mode which is enabled:

- (1) Upon power-up;
- (2) After the receipt of a Stop condition in Read operation;
- (3) The completion of any internal operations.

#### Software Reset

After an interruption in protocol, power loss, or system reset, any 2-wire part can be reset by following these steps: (1) Create a Start condition; (2) Clock nine cycles; (3) Create another Start condition followedby a Stop condition (see **Figure 2**).




#### **Device Reset and Initialization**

The AT24C256C incorporates a Power-On Reset (POR) circuit to prevent inadvertent operations during power-up. On a cold power-up, the device does not respond to any instructions until the supply voltage reaches the internal power-on reset threshold voltage (V<sub>POR</sub>). The supply voltage must rise continuously between V<sub>POR</sub> and V<sub>CC</sub>(Min) without any ring back to ensure a proper power-up. Once the supply voltage passes V<sub>POR</sub>, the device is reset and enters Standby mode. However, no protocol should be issued to the device until a valid and stable supply voltage is applied for the time specified by the t<sub>INIT</sub> parameter. The supply voltage must remain stable and valid until the end of the protocol transmission, and for a Write instruction, until the end of the internal write cycle (see **Figure 3**).

This POR behavior is bi-directional. It protects the AT24C256C against brown-out failure caused by a temporary loss of power. In a similar way, as soon as the supply voltage drops below the internal brown-out reset threshold voltage ( $V_{BOR}$ ), the device is reset and stops responding to any instructions (see **Figure 3**). The  $V_{BOR}$  level is set below the  $V_{POR}$  level.

Parameters related to power-up and power-down conditions are listed in Table 1.







#### Table 1 Power-up and Power-down Conditions

Symbol	Parameter	Min	Max	Units
tPOR	Power-On Reset Time	-	10.0	ms
VPOR	Power-On Reset Voltage	-	1.6	V
VBOR	Brown-out Reset Voltage	0.8	-	V
tINIT	Time from Power-On to First Command	10.0	-	ms
tPOFF	Warm Power Cycle Off Time	1.0	-	ms

#### **Data Security**

The AT24C256C incorporates a hardware data protection feature that allows the user to write protect thewhole memory array (and Identification Page) when the WP pin is connected directly to  $V_{CC}$ .



#### **Device Addressing**

The AT24C256C requires a 7-bit device address and a Read/Write select bit following a Start conditionfrom the Master to initiate communication with the Serial EEPROM. The device address byte is comprised

of a 4-bit device type identifier followed by three device address bits (E2, E1, and E0) and a R/W selectbit and is clocked by the Master on the SDA pin with the most significant bit (bit 7) first.

The AT24C256C will respond to two unique device type identifiers. The device type identifier of '1010' is necessary to select the device memory for normal Read or Write operation. The device type identifier of '1011' is used to select the Identification Page for Read or Write/Lock operation. The device type identifierof '1011' is also used for Read Unique ID operation (see Table 2).

The software device address bits (E2, E1 and E0) must match their corresponding hard-wired device address inputs (E2, E1 and E0), allowing up to eight devices on the bus at the same time. The eighth bit of the address byte is the  $R/\overline{W}$  operation selection bit. A Read operation is selected if this bit is Logic 1, and a Write operation is selected if this bit is Logic 0. Upon a compare of the device address byte, the AT24C256C outputs an ACK or a NACK during the ninth clock cycle if the compare is true or not true, respectively. The device will return to the low-power Standby mode after a NACK.

Once the AT24C256C has acknowledged the device address byte, the device waits for the Master to send two word address bytes (first word address byte sent first, followed by the second word address byte) for a certain Read or Write instruction according to Table 3. The AT24C256C responds to each address byte with an ACK.

Function	Devid	е Туре	Identifi	er	Devic	e Addre	ess	Read/Write
Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
When accessing the 256-Kbit memory array	1	0	1	0	E2	E1	E0	R/W
When accessing the Identification Page	1	0	1	1	E2	E1	E0	R/W
When accessing the Lock Identification Page bit	1	0	1	1	E2	E1	E0	0
When accessing the Unique ID	1	0	1	1	E2	E1	E0	1

#### AT24C256C Device Address Bute Table 2

	Table 3 AT24C256C Word Address Bits															
Function	First Word Address Byte							Second Word Address Byte								
Function	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Random Read	X <sup>[1]</sup>	A14 <sup>[2]</sup>	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Byte/Page Write	Х	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Read Identification Page	Х	Х	Х	Х	0	0	0	Х	Х	Х	A5	A4	A3	A2	A1	A0
Write Identification Page	Х	Х	Х	Х	0	0	0	Х	Х	Х	A5	A4	A3	A2	A1	A0
Lock Identification Page	Х	Х	Х	Х	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	X
Read Lock Status	х	Х	Х	Х	0	0	0	Х	Х	Х	Х	Х	х	х	Х	X
Read Unique ID	Х	Х	Х	Х	0	0	1	Х	Х	Х	Х	Х	A3	A2	A1	A0

Notes: <sup>[1]</sup> X = Bit is Don't Care.

<sup>[2]</sup> A = Significant address bit.



#### **Read and Write Operations**

#### Write Operations

#### Byte Write

For a Byte Write operation, the Master sends a Start condition followed by the device type identifier of '1010', the device address bits and the R/W select bit set to Logic 0. The AT24C256C responds with an ACK during the ninth clock cycle and waits for the Master to send two word address bytes (first word address byte and second word address byte). Then the device responds to each word address byte with an ACK. After receiving ACKs from the AT24C256C, the Master transmits one data byte. If the addressed location has been Write-protected, by WP pin connected to V<sub>CC</sub>, the device responds with a NACK, and the location is not modified. If the addressed location is not Write-protected, by WP pin set to GND, the device will respond with an ACK (see **Figure 4** and **Figure 5**). The Master ends the Byte Write sequence with a Stop condition during the 10th clock cycle to initiate the internally self-timed write cycle. AStop condition issued during any other clock cycle during the Write operation will not trigger the internal write cycle.

Once the write cycle begins, the preloaded data word will be programmed in the amount of time not to exceed the  $t_{WR}$  specification (see **Figure 8**). During the time, the Master should wait a fixed time by the  $t_{WR}$  specification, or for time sensitive applications, an ACK polling routine can be implemented. All inputs are ignored by the device during the write cycle and the device will not respond until the write cycle is completed. The Serial EEPROM will increment its internal address counter each time a byte is written.


#### Page Write

The 256-Kbit Serial EEPROM is capable of writing up to 64 data bytes at a time by executing the Page Write protocol sequence. A partial or full Page Write operation is initiated the same as a Byte Write operation except that the Master does not send a Stop condition after the first data word is clocked in. Instead, after the device has acknowledged to the first data word, the Master can transmit up to 63 more data words. The device responds with an ACK after each data word is received if the WP pin is set to GND while the device is not acknowledged to each data word and the addressed locations are not modified if the WP pin is connected to  $V_{CC}$  (see **Figure 6** and **Figure 7**). After the device acknowledges to the last data word, the Master should terminate the Page Write sequence with a Stop condition to start the internal write cycle. A Stop condition issued at any other clock cycle will not initiate the internally self-timed write cycle and the Write sequence will have to be repeated again. Once the writecycle begins, the data words should be programmed in the amount of time not exceeding the t<sub>WR</sub> specification (see **Figure 8**). During this time, the Master should wait a fixed time by the specified t<sub>WR</sub> parameter, or for time sensitive applications, an ACK polling routine can be implemented.


The lower six bits of the word address are internally incremented following the receipt of each data word.

The higher word address bits are not incremented, retaining the memory page row location. When the internally generated word address reaches the page boundary, then the following data word is placed at the beginning of the same page. If more than 64 data words are transmitted to the device, the data word address will roll over and the previous data will be overwritten. The address roll-over during a Write sequence is from the last byte of the current page to the first byte of the same page.
















Figure 7 Page Write Operation with Write Protection Pin Set to High



#### Write Cycle Timing


The length of the self-timed write cycle, or  $t_{WR}$ , is defined as the amount of time from a valid Stop condition that begins the internal write sequence to the Start condition of the first device address byte sent to the AT24C256C that it subsequently responds to with an ACK (see **Figure 8**).





### Acknowledge (ACK) Polling

An ACK polling routine can be implemented to optimize time sensitive applications that would not prefer towait the fixed maximum write cycle time but would prefer to know immediately when the Serial EEPROM write cycle has completed to start a subsequent operation. Once the internally self-timed write cycle has started, the device inputs are disabled and ACK polling can be initiated. An ACK polling routine involves sending a valid Start condition followed by the device address byte. While the write cycle is in progress, the device will not respond with an ACK, indicating the device is busy writing data. Once completed, the device returns an ACK and the next device operation can be started (see Figure 9).








#### Write Identification Page

The AT24C256C offers a 64-byte Identification Page (ID Page) in addition to the 256-Kbit memory array for storage of specific application data. This Identification Page can be written and permanently locked in Read-only mode after the data is written into this Page. The Identification Page is written by issuing the Write Identification Page instruction (see **Figure 10**), which is similar to Page Write, except that:

- The device type identifier is defined as '1011';
- The word address bits A11:A9 must be '000', bits A15:A12 and A8:A6 are Don't Care;
- The word address bits A5:A0 define the byte locations inside the ID Page (see **Table 3**).

If the Identification Page has been locked, the data bytes transferred during the Write Identification Pageinstruction will not be acknowledged.




#### Lock Identification Page

The Lock Identification Page (Lock ID) instruction permanently locks the Identification Page in Read-only mode. The Lock ID instruction is similar to Byte Write, except the following specific conditions:

- The device type identifier is defined as '1011';
- The word address bits A11:A9 must be '010' and other word address bits are Don't Care;
- The data byte must be equal to the binary value xxxx\_xx1x, where x is Don't Care (see **Figure 11**).Once a valid Lock ID instruction has been executed, if another Lock ID instruction is issued, the device will respond with a NACK to the data byte.





#### **Read Operations**


All Read operations are initiated by the Master transmitting a Start condition, a device type identifier of '1010' or '1011', three software device address bits (E2, E1, E0) that match corresponding hard-wired address pins (E2, E1, E0), and the  $R/\overline{W}$  select bit with Logic 1 state. In the following clock cycle, the AT24C256C should respond with an ACK. The subsequent protocol depends on the type of Read operationdesired. There are three Read operations for memory array: Current Address Read, Random Address Read, and Sequential Read with the device type identifier of '1010'; three Read operations for Identification Page and Unique ID: Read Identification Page, Read the Lock Status, and Read Unique ID with the device type identifier of '1011'. Read operations are performed independently of the state of the WP pin connection.

#### **Current Address Read**

For a Current Address Read operation, the Master sends a Start condition followed by transmitting the device address byte with the  $R/\overline{W}$  bit set to Logic 1 (see **Figure 12**). The AT24C256C should respond with an ACK and then serially transmits the data word addressed by the internal address counter. This address maintained by the internal address counter is the last address accessed during the last Read or Write operation. The counter is then incremented by one and the address will stay valid between operations as long as power to the device is supplied. The address roll-over during a Read operation is from the last byte of the last page to the first byte of the first page. To end the command, the Master responds with a NACK followed by a Stop condition.

Note that the internal address counter value is defined by instructions accessing the 256-Kbit memory or the Identification Page or the Unique ID. For example, when accessing the ID Page, the counter value is loaded with the byte location in the ID Page. Therefore the next Current Address Read in the memory uses this new address counter value. When accessing the memory, it is recommended to always use the Random Read instruction instead of the Current Address Read instruction.






### **Random Read**

A Random Read operation allows the Master to access any memory location in a random manner and requires a dummy write sequence to preload the starting data word address. To perform a Random Read, the device address byte and the word address bytes are transmitted to the AT24C256C as part of the dummy write sequence (see **Figure 13**). Once the device address byte and word address bytes are

clocked in and acknowledged by the AT24C256C, the Master must generate another Start condition. The Master initiates a Current Address Read by sending another device address byte with the  $R/\overline{W}$  bit set to Logic 1. The AT24C256C responds with an ACK to the device address byte and serially clocks out the first data word and increments its internal address counter. The device will continue to transmit sequential data words as long as the Master continues to acknowledge each data word. To end the sequence, the Master responds with a NACK followed by a Stop condition.




#### Sequential Read

A Sequential Read operation is initiated in the same way as either a Current Address Read or a RandomRead, except that after the AT24C256C transmitting the first data word, the Master responds with an ACK instead of a NACK. As long as the AT24C256C receives an ACK, it will continue to increment the data wordaddress and serially clock out the sequential data words (see **Figure 14**). When the internal address counter is at the last byte of the last page, the word address will roll over to the beginning of the memory array and the Sequential Read operation will continue. The Sequential Read operation is terminated by the Master responding with a NACK followed by a Stop condition.



#### Figure 14 Sequential Read




#### **Read Identification Page**


The Identification Page can be read by issuing a Read Identification Page instruction. This instructionuses the same protocol and format as Random Read, except that:

- The device type identifier is defined as '1011';
- The word address bits A11:A9 must be '000', bits A15:A12 and A8:A6 are Don't Care;
- The word address bits A5:A0 define the byte locations inside the ID Page (see **Table 3**).

When the end of Identification Page is reached, the word address will roll over to the beginning of the Identification Page. The Read Identification Page operation is terminated by the Master responding with aNACK followed by a Stop condition (see **Figure 15**).







#### **Read Lock Status**

The locked/unlocked status of the Identification Page can be checked by transmitting a specific truncatedcommand, Write Identification Page instruction and one data byte to the device. The device responds with an ACK to the data byte if the Identification Page is unlocked, or responds with a NACK if the Identification Page has been locked. Right after this, it is recommended to transmit a Start condition to the device followed by a Stop condition (see **Figure 16**), so that the truncated Write command will not be executedbecause the Start condition resets the device internal logic, and the device is then set back into Standby mode by the Stop condition.

#### **Read Unique ID**

The AT24C256C offers a separate memory block containing a factory programmed 128-bit Unique ID (UID), or Serial Number. Reading the Serial Number is similar to Sequential Read, except that:


- The device type identifier is defined as '1011';
- The word address bits A11:A9 must be '001', bits A15:A12 and A8:A4 are Don't Care;
- The word address bits A3:A0 define the byte locations inside the Unique ID (see **Table 3**).


In order to guarantee a unique number, the entire 128-bit value must be read from the starting address of the Serial Number block. Reading from a location other than the first address of the block will not result in

a unique Serial Number. To read the first byte of the Serial Number, the word address bits A3:A0 need tobe '0000'. Writing or altering the 128-bit Unique ID is not allowed. When the end of the 128-bit UID block is reached (16 bytes of data), the word address will roll over to the beginning of the 128-bit UID block. TheRead Unique ID operation is terminated when the Master responds with a NACK to the data byte followedby a Stop condition (see **Figure 17**).











#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Symbol	Parameters	Value	Unit
ТА	Ambient temperature with power applied	-40 to +105	°C
TSTG	Storage temperature	-65 to +150	°C
Vcc	Supply voltage	-0.5 to +6.0	V
VIN	Voltage on input Pins	-0.5 to +6.0	V
TL	Lead Temperature (Soldering, 10 seconds)	245	°C

**Note:** Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. Functional operation of the device at these ratings or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

Operating range:  $T_A = -40^{\circ}$ C to  $+105^{\circ}$ C,  $V_{CC} = 1.7$ V to 5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Max	Units
Vcc	Supply Voltage		1.7	5.5	V
		$V_{CC}$ = 1.7V, Read at 1MHz	-	0.15	mA
I <sub>CC1</sub>	Supply Current (Read)	$V_{CC}$ = 5.5V, Read at 400 kHz	-	0.4	mA
		V <sub>cc</sub> = 5.5V, Read at 1MHz	-	0.5	mA
		V <sub>cc</sub> = 1.7V, Write at 400 kHz	-	0.5	mA
I <sub>CC2</sub>	Supply Current (Write)	V <sub>cc</sub> = 5.5V, Write at 400 kHz	-	1	mA
		V <sub>CC</sub> = 1.7V, V <sub>IN</sub> = V <sub>CC</sub> or GND	-	0.5	μA
I <sub>SB</sub>	Standby Current	tandby Current $V_{CC} = 5.5V, V_{IN} = V_{CC}$ or GND			μA
ILI	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	-	1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND	-	1	μA
VIL	Input Low-Level Voltage (SDA, SCL)		-0.5	0.3*V <sub>cc</sub>	V
VIH	Input High-Level Voltage (SDA, SCL)		0.7*V <sub>cc</sub>	V <sub>cc</sub> +0.5	V
V <sub>OL1</sub>	Low-Level Output Voltage	V <sub>CC</sub> > 2V, I <sub>OL</sub> = 3mA	-	0.4	V
V <sub>OL2</sub>	Low-Level Output Voltage	$V_{CC} \le 2V$ , $I_{OL} = 2mA$	-	0.2	V



#### AC Characteristics

Operating range:  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ ,  $V_{CC} = 1.7V$  to 5.5V,  $C_L = 100pF$  (unless otherwise noted). Measurement conditions: Input rise and fall time  $\leq 50ns$ ;Input pulse voltages:  $0.2^{*}V_{CC}$  to  $0.8^{*}V_{CC}$ ;Input and output timing reference voltages:  $0.3^{*}V_{CC}$  to  $0.7^{*}V_{CC}$ 


		Fa	st	High	Speed	
Symbol	Parameter	VCC = 1.7	'V to 5.5V	VCC = 1	.7V to 5.5V	Units
		Min	Max	Min	Max	
$f_{\text{SCL}}$	Clock Frequency, SCL	-	400	-	1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low	1300	-	600	-	ns
t <sub>HIGH</sub>	Clock Pulse Width High	600	-	260	-	ns
t <sub>R</sub> [1]	SDA Rise Time	-	300	-	300	ns
t <sub>F</sub> [1]	SDA(Out) Fall Time	-	300	-	100	ns
t <sub>HD.STA</sub>	Start Hold Time	600	-	250	-	ns
t <sub>su.sta</sub>	Start Setup Time	600	-	250	-	ns
t <sub>su.sto</sub>	Stop Setup Time	600	-	250	-	ns
t <sub>BUF</sub>	Bus Free Time between Stop and Next Start	1300	-	500	-	ns
t <sub>HD.DI</sub>	Data In Hold Time	0.0	-	0.0	-	ns
t <sub>SU.DAT</sub>	Data In Setup Time	100	-	50	-	ns
t <sub>HD.DAT</sub>	Data Out Hold Time	50	-	50	-	ns
t <sub>AA</sub>	SCL Low to Data Out Valid	100	900	50	500	ns
t <sub>su.wp</sub>	WP Pin Setup Time	1200	-	600	-	ns
t <sub>HD.WP</sub>	WP Pin Hold Time	1200	-	600	-	ns
t <sub>wR</sub>	Write Cycle Time	-	5	-	5	ms
tı	Noise Suppression Time	-	50	-	50	ns

Notes: [1] This parameter is ensured by characterization only.



# AT24C256C

Figure 18 Bus Timing



The timing sequence of the model is slightly longer than that of the 24CXX series.




Figure 19 Maximum Pull-up Resistance vs. Bus Parasitic Capacitance



#### **Pin Capacitance**

Symbol	Parameters <sup>[1]</sup>	Мах	Units	Test Conditions
C <sub>I/O</sub>	Input/output Capacitance (SDA)	8	pF	V <sub>1/0</sub> = 0V
C <sub>IN</sub>	Input Capacitance (SA0, SA1, SA2, SCL)	6	pF	V <sub>IN</sub> = 0V

Operating range for pin capacitance:  $T_A = +25^{\circ}C$ ,  $f_C = 1MHz$ ,  $V_{CC} = 1.7V$  to 5.5V.

Note: <sup>[1]</sup> These parameters are ensured by characterization only.

### **Reliability Characteristics**

Symbol	Parameters	Min	Units	Test Conditions
Nw	Write Cycle Endurance	10 <sup>6</sup>	cycle	T <sub>A</sub> = +25°C, Page Mode
D <sub>R</sub>	Data Retention	100	year	T <sub>A</sub> = +25°C

#### **Initial Delivery State**


The AT24C256C Serial EEPROM is delivered as follows:


- All bits in the memory array are set to '1' (each byte contains FFh).
- All bits in the Identification Page are set to '1' (each byte contains FFh).



#### **Physical Dimensions**

DIP-8





Dimensions In Millimeters(DIP-8)												
Symbol:	А	В	D	D1	E	L	L1	а	b	с	d	
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC	
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50		

Q


0.25

Α

A1

Ω

TSSOP-8 (4.4\*3.0)





Dimensions In Millimeters(TSSOP-8)											
Symbol:	Α	A1	В	С	C1	D	Q	а	b		
Min:	0.85	0.05	2.90	6.20	4.30	0.40	0°	0.20	0.65 BSC		
Max:	0.95	0.20	3.10	6.60	4.50	0.80	8°	0.25			



### **Physical Dimensions**


SOP-8





Dimensions In Millimeters(SOP-8)									
Symbol:	А	A1	В	С	C1	D	Q	а	b
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	1.27 850

MSOP-8



Dimensions In Millimeters(MSOP-8)									
Symbol:	А	A1	В	С	C1	D	Q	а	b
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	0.05 650



### **Revision History**

DATE	REVISION	PAGE		
2016-12-4	New	1-25		
2023-11-27	Update encapsulation type、Update Lead Temperature、Updated DIP-8 dimension、			
	Add timing sequential annotations	20、22		
2024-1-31	Write Cycle Time 3mS Change 5mS.	19		



#### **IMPORTANT STATEMENT:**

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.