


## High-Performance 650-V GaN Transistor with Integrated Gate Driver

### Features


- GaN transistors with integrated gate drive
- 750V Transient Voltage Rating
- 650 V Continuous Voltage Rating
- Zero reverse recovery charge
- Typ./Max.  $R_{DS(ON)} = 140/190 \text{ m}\Omega$
- Wide logic input range with hysteresis
- Wide power supply range (10 V ~ 18 V)
- Internal regulator for stable gate drive voltage
- Independent SGND and PGND design
- Programmable turn-on dV/dt
- UVLO protection
- ESD protection of 2 kV (HBM), 1 kV (CDM)
- Up to 2 MHz operation
- 6\*8 mm footprint with large cooling pad
- Minimized package inductance

### Typical applications

- AC-DC, DC-DC, DC-AC
- Buck, boost, half bridge, full bridge
- Active Clamp Flyback, LLC resonant, Class D
- Quasi-Resonant Flyback
- Mobile fast-chargers, adapters
- LED lighting, solar micro-inverters
- TV / monitor, wireless power
- Server, telecom & networking SMPS



## Pin configuration and functions



Package Top View

Pin #	Name	I/O	Description
1,2,3	D	P	Drain of GaN transistor
4	-	NC	Not connected
5	VDD	I	Gate driver supply voltage
6	VCC	P	Logic supply voltage
7	SGND	G	Logic ground
8	PWM	I	Logic input
9	OUT+	-	Gate driver turn-on current set pin (Using $R_{gon}$ )
10	OUT-	-	Gate driver turn-on current set pin (Using $R_{gon}$ )
11	PGND	G	Gate driver ground. Internally connected to S
12	S	O, G	Source of GaN transistor

*I = Input, O = Output, P = Power, G = Ground, NC = No Connect*

## Ordering information

Ordering No.	Description
CID12N65D	DFN6*8, 2500 pcs/reel

## 1 Absolute maximum ratings

At  $T_j = 25\text{ °C}$  unless otherwise specified. Continuous application of maximum ratings can deteriorate product lifetime. For further information, contact Tokmas sales office.

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Drain-source voltage	$V_{DS, max}$	-	-	650	V	$V_{GS} = 0\text{ V}$ , $I_D = 10\text{ }\mu\text{A}$
Drain-source voltage transient <sup>1</sup>	$V_{DS, transient}$	-	-	750	V	$V_{GS} = 0\text{ V}$ , $V_{DS} = 750\text{ V}$
$V_{CC}$ -SGND voltage	$V_{CC}$	-0.3	-	24	V	
$V_{DD}$ -PGND voltage	$V_{DD}$	-0.3	-	7	V	
SGND-PGND voltage	$V_{SP}$	-5	-	5	V	
Continuous current, drain-source	$I_D$	-	-	11.5	A	$T_c = 25\text{ °C}$
Pulsed current, drain-source <sup>2</sup>	$I_{D, pulse}$	-	-	20.5	A	$T_c = 25\text{ °C}$
Pulsed current, drain-source <sup>2</sup>	$I_{D, pulse}$	-	-	11.5	A	$T_c = 125\text{ °C}$
Operating temperature	$T_j$	-40	-	125	°C	
Storage temperature	$T_{stg}$	-55	-	150	°C	

### Notes

- $V_{DS, transient}$  is intended for surge rating during non-repetitive events,  $t_{pulse} < 1\text{ }\mu\text{s}$ .
- Pulse width =  $10\text{ }\mu\text{s}$ .

## 2 Recommended operating conditions

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
$V_{DD}$ -SGND voltage	$V_{DD}$	10		18	V	
PWM input pin voltage	$V_{PWM}$	0		18	V	
Gate driver turn-on set resistance	$R_{DD}$	10			$\Omega$	
Junction temperature	$T_j$	-40	-	+125	°C	
Ambient temperature	$T_a$	-40	-	+125	°C	

## 3 Thermal characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-case	$R_{thJC}$	-	-	-	°C/W	
Reflow soldering temperature	$T_{sold}$	-	-	260	°C	MSL3

## 4 Electrical characteristics


at  $V_{CC} = 12\text{ V}$ ,  $F_{SW} = 500\text{ kHz}$ ,  $T_j = 25\text{ °C}$ , unless specified otherwise.

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
<b>V<sub>CC</sub> Supply Characteristics</b>						
V <sub>CC</sub> quiescent current	I <sub>QCC</sub>		0.42		mA	V <sub>PWM</sub> = 0 V
V <sub>CC</sub> operating current	I <sub>QCC-SW</sub>		1		mA	F <sub>SW</sub> = 500 kHz; V <sub>DS</sub> = open
V <sub>CC</sub> UVLO rising threshold	V <sub>CC-ON</sub>	8.1	8.4	8.8	V	
V <sub>CC</sub> UVLO falling threshold	V <sub>CC-OFF</sub>	7.5	7.8	8.1	V	
V <sub>CC</sub> UVLO hysteresis	V <sub>CC-HYS</sub>	0.4	0.6	-	V	
<b>Low-side logic input Characteristics</b>						
Input pin pull-down resistance	R <sub>PWM-PD</sub>		200		kΩ	
Input pin high logic bias current	I <sub>PWM-H</sub>		20		μA	
Input logic high threshold (rising edge)	V <sub>PWMH</sub>	1.7	2.1	2.5	V	
Input logic low threshold (falling edge)	V <sub>PWML</sub>	0.9	1.2	1.5	V	
Input logic hysteresis	V <sub>I-HYS</sub>	0.8	0.9		V	
Turn-on propagation delay	T <sub>ON</sub>		30	60	ns	
Turn-off propagation delay	T <sub>OFF</sub>		30	60	ns	
Drain rise time	T <sub>R</sub>		5		ns	
Drain fall time	T <sub>F</sub>		3		ns	
<b>Switching Characteristics</b>						
Switching frequency	F <sub>SW</sub>			2	MHz	
Pulse width	T <sub>PW</sub>	0.02		1000	μs	
<b>GaN FET Characteristics</b>						
Drain-source leakage current	I <sub>DSS</sub>	-	-	10	μA	V <sub>DS</sub> = 650V; V <sub>PWM</sub> = 0; T <sub>j</sub> = 25°C
		-	-	50		V <sub>DS</sub> = 650V; V <sub>PWM</sub> = 0; T <sub>j</sub> = 125 °C
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	138	190	mΩ	V <sub>PWM</sub> = 12V; I <sub>D</sub> = 4A; T <sub>j</sub> = 25 °C
		-		-	mΩ	V <sub>PWM</sub> = 12V; I <sub>D</sub> = 4A; T <sub>j</sub> = 125 °C
Source-drain reverse voltage	V <sub>SD</sub>	-	2.6	-	V	V <sub>PWM</sub> = 0 V; I <sub>SD</sub> = 4 A
Output charge	Q <sub>OSS</sub>	-	24.5	-	nC	V <sub>PWM</sub> = 0 V; V <sub>DS</sub> = 0 to 400 V
Reverse recovery charge	Q <sub>rr</sub>	-	0	-	nC	I <sub>SD</sub> = 4 A; V <sub>DS</sub> = 400 V
Output capacitance	C <sub>OSS</sub>	-	30	-	pF	V <sub>PWM</sub> = 0 V; V <sub>DS</sub> = 400 V; f = 100 kHz
Effective output capacitance, energy related <sup>1</sup>	C <sub>O(er)</sub>	-	43	-	pF	V <sub>PWM</sub> = 0 V; V <sub>DS</sub> = 0 to 400 V
Effective output capacitance, time related <sup>2</sup>	C <sub>O(tr)</sub>	-	60	-	pF	V <sub>PWM</sub> = 0 V; V <sub>DS</sub> = 0 to 400 V


### Notes

- C<sub>O(er)</sub> is the fixed capacitance that gives the same stored energy as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 400 V.
- C<sub>O(tr)</sub> is the fixed capacitance that gives the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 400 V.


## 5 Block diagram



## 6 Switching waveforms




Inductive-load switching circuit







Propagation delay and rise/fall time definitions


## 7 Electrical characteristics diagrams

at  $T_j = 25\text{ }^\circ\text{C}$ , unless specified otherwise.




<p><b>Figure 5 Typ. output capacitance</b></p> 	<p><b>Figure 6 Typ. C<sub>OSS</sub> stored energy</b></p> 
<p><math>C_{OSS} = f(V_{DS}); \text{Freq.} = 100 \text{ kHz}</math></p>	<p><math>Q_{OSS} = f(V_{DS}); E_{OSS} = f(V_{DS}); \text{Freq.} = 100 \text{ kHz}</math></p>
<p><b>Figure 7 VCC operating current (<math>I_{QCC-SW}</math>) vs. <math>f_{SW}</math></b></p> 	<p><b>Figure 8 VCC quiescent current (<math>I_{QCC}</math>) vs. VCC</b></p> 
<p><math>V_{CC} = 12 \text{ V}, V_{PWM} = 0 \text{ V}</math></p>	<p><math>V_{PWM} = 0 \text{ V}</math></p>


## 8 Package outlines



TOP VIEW



BOTTOM VIEW



SIDE VIEW

	MIN	MID	MAX
A	0.800	0.850	0.950
A1	0.000	0.020	0.050
A2	0.203REF		
b	0.350	0.400	0.450
D	6.00BSC		
D1	4.750	4.800	4.850
E	8.00BSC		
E1	3.950	4.000	4.050
e	0.800BSC		
k	0.900	1.000	1.100
k1	1.825	1.925	2.025
L	0.350	0.400	0.450
L1	0.625	0.675	0.725