

## 650V SuperGaN® GaN FET in TO-220 (source tab)

### **Description**

The TP65H150G4PS 650V, 150m $\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


### **Related Literature**

- ANOOO3: Printed Circuit Board Layout and Probing
- ANOOO7: Recommendations for Vapor Phase Reflow
- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOO14: Low cost driver solution


### **Product Series and Ordering Information**

Part Number	Package	Package Configuration
TP65H150G4PS	3 lead TO-220	Source

#### TP65H150G4PS T0-220 (top view)







Cascode Device Structure

#### **Features**

- · Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- · Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low Q<sub>RR</sub>
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

### **Benefits**

- Achieves increased efficiency in both hard- and softswitched circuits
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

### **Applications**

- Consumer
- Power adapters
- Low power SMPS
- Lighting







Key Specifications			
V <sub>DS</sub> (V) min	650		
V <sub>DSS(TR)</sub> (V) max	800		
$R_{DS(on)}(m\Omega)$ max*	180		
Q <sub>oss</sub> (nC) typ	34		
Q <sub>G</sub> (nC) typ	8		


<sup>\*</sup> Dynamic R<sub>DS(on)</sub>; see Figures 18 and 19

### **Absolute Maximum Ratings** (T<sub>c</sub>=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -	55°C to 150°C)	650	
V <sub>DSS(TR)</sub>	Transient drain to source volta	age (a)	800	V
V <sub>GSS</sub>	Gate to source voltage		±20	
P <sub>D</sub>	Maximum power dissipation @	⊚T <sub>C</sub> =25°C	83	W
	Continuous drain current @T <sub>C</sub> =25°C (b)		16	A
I <sub>D</sub>	Continuous drain current @T <sub>C</sub> =100°C (b)		10	A
I <sub>DM</sub>	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		A
T <sub>C</sub>	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction		°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Soldering peak temperature (c)		260	°C

#### Notes:

- a. In off-state, spike duration < 30μs, non-repetitive.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 seconds, 1.6mm from the case




### **Thermal Resistance**


Symbol	Parameter	Typical	Unit
R <sub>OJC</sub>	Junction-to-case	1.5	°C/W
R <sub>OJA</sub>	Junction-to-ambient <sup>d</sup>	50	°C/W

#### Notes:

d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

### **Circuit Implementation**





Simplified Half-bridge Schematic

**Simplified Single Ended Schematic** 

Recommended gate drive: (0V, 10V) with  $R_{G(tot)} =$  70  $\Omega^{\text{(d)}}$ 

Recommended gate drive: (0V, 12V) with  $R_{\text{G(0N)}}$  = 100 to 300  $\Omega$  $R_{G(OFF)} = 0$  to 15  $\Omega$ 

Gate Ferrite Bead (FB)	Required DC Link RC Snubber (RC <sub>DCL</sub> ) (e)
240Ω @ 100MHz	$4.7 \text{nF} + 2.5 \Omega$

#### Notes:

- d. For bridge topologies only.  $R_G$  could be much smaller in single ended topologies. e.  $RC_{DCL}$  should be placed as close as possible to the drain pin.

### **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V <sub>DSS(BL)</sub>	Maximum drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V	
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}\!/T_J$	Gate threshold voltage temperature coefficient	_	-5.8	_	mV/°C	$V_{DS}=V_{GS}$ , $I_D=0.5$ mA	
R <sub>DS(on)eff</sub>	Drain-source on-resistance (f)	_	150	180	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =8.5A, T <sub>J</sub> =25°C	
NDS(on)eff	Dialii-Source off-resistance w	_	307	_	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =8.5A, T <sub>J</sub> =150°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	2.5	25	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	
IDSS	Diam-to-source leakage current	_	10	_	μΑ	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	_	_	100	пΛ	V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	- nA	V <sub>GS</sub> =-20V	
C <sub>ISS</sub>	Input capacitance	_	598	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	30	_	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	_	1	_			
C <sub>O(er)</sub>	Output capacitance, energy related (g)	_	43	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related (h)	_	85	_	· με		
Q <sub>G</sub>	Total gate charge	_	8	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =8.5A	
Q <sub>GS</sub>	Gate-source charge	_	3.3	_	nC		
Q <sub>GD</sub>	Gate-drain charge	_	2	_			
Qoss	Output charge	_	34	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	37.8	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 12V, $I_{D}$ =8.5A, $R_{G}$ =70 $\Omega$ , $Z_{FB}$ =240 $\Omega$ at 100MHz ( See Figure 14)	
t <sub>R</sub>	Rise time	_	5.2	_	ne		
t <sub>D(off)</sub>	Turn-off delay	_	48	_	ns		
t <sub>F</sub>	Fall time	_	8	_	1		

Dynamic R<sub>DS(on)</sub> value; see Figures 18 and 19 for conditions Equivalent capacitance to give same stored energy from 0V to 400V

Equivalent capacitance to give same charging time from OV to 400V

## **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	Reverse Device Characteristics					
Is	Reverse current	_	_	8.3	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤20% duty cycle
V Payara valtara (i)	Deverse veltage (i)	_	2.4	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =10A
$V_{SD}$	Reverse voltage (i)	_	1.6	_	v	V <sub>GS</sub> =0V, I <sub>S</sub> =5A
t <sub>RR</sub>	Reverse recovery time	_	31	_	ns	I <sub>S</sub> =10A, V <sub>DD</sub> =400V,
Q <sub>RR</sub>	Reverse recovery charge <sup>(j)</sup>	-	0	_	nC di/dt=1000A/ms	

#### Notes:

i. Includes dynamic R<sub>DS(on)</sub> effect


August 22, 2023

tp65h150g4ps.2v1

transphormusa.com

5

j. Excludes Qoss






Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>

Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>




Figure 3. Typical Transfer Characteristics  $V_{DS}$ =10V, parameter:  $T_J$ 





Figure 4. Normalized On-resistance  $$I_D=8.5A,\,V_{GS}=10V$$ 







Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge  $I_{DS}$ =8.5A,  $V_{DS}$ =400V






Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width  $\leq 10 \mu s$ ,  $V_{GS} \geq 10 V$ 




Figure 11. Forward Characteristics of Rev. Diode  $I_S=f(V_{SD})$ , parameter:  $T_J$ 




Figure 12. Transient Thermal Resistance





Figure 13. Safe Operating Area  $T_c=25$  °C

### **Test Circuits and Waveforms**



**Figure 14. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic RDS(on)eff Test Circuit




Figure 15. Switching Time Waveform




Figure 17. Diode Recovery Waveform




Figure 19. Dynamic RDS(on)eff Waveform

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

### **GaN Design Resources**

The complete technical library of GaN design tools can be found at <a href="mailto:transphormusa.com/design">transphormusa.com/design</a>:

- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

### Mechanical

### 3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source

