

DESCRIPTION

HT1621 is a peripheral device used to expand the I/O port of MCU. The display matrix is 32×4 and is a 128 point matrix memory mapped multifunctional LCD driver circuit.

The software features of HT1621 make it suitable for application in LCD displays, including LCD modules and display subsystems.

The interface application between the main controller and HT1621 only requires 3 or 4 ports.


The Power down command can reduce power loss.


FEATURES

- Operating voltage: 2.4V~5.2V
- · Built-in 256kHz RC oscillator
- External 32.768kHz crystal or 256kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- · Internal Time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- · Built-in time base generator and WDT

- · Time base or WDT overflow output
- 8 kinds of time base/WDT clock sources
- · 32x4 LCD driver
- Built-in 32×4 bit display RAM
- 3-wire serial interface
- · Internal LCD driving frequency source
- · Software configuration feature
- · Data mode and command mode instructions
- · R/W address auto increment
- · Three data accessing modes
- VLCD pin for adjusting LCD operating voltage

PIN ASSIGNMENT







PAD DESCRIPTION

Pad No.	Pad Name	I/O	Function
1	CS	I	Chip selection input with pull-high resistor When the $\overline{\text{CS}}$ is logic high, the data and command read from or written to the HT1621 are disabled. The serial interface circuit is also reset. But if $\overline{\text{CS}}$ is at logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT1621 are all enabled.
2	RD	I	READ clock input with pull-high resistor Data in the RAM of the HT1621 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.
3	WR	ı	WRITE clock input with pull-high resistor Data on the DATA line are latched into the HT1621 on the rising edge of the $\overline{\text{WR}}$ signal.
4	DATA	I/O	Serial data input/output with pull-high resistor
5	VSS	_	Negative power supply, ground
7	osci	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source,
6	osco	0	the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
8	VLCD	I	LCD power input
9	VDD	_	Positive power supply
10	ĪRQ	0	Time base or WDT overflow flag, NMOS open drain output
11, 12	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
13~16	COM0~COM3	0	LCD common outputs
48~17	SEG0~SEG31	0	LCD segment outputs

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Maximum Ratings	Unit
Supply Voltage	V_{DD}	-0.3~5.5	V
Input Voltage	$V_{\rm IN}$	V_{SS} -0.3 \sim V_{DD} +0.3	V
Storage Temperature	T_{STG}	−50~+125	$^{\circ}$ C
Operating Temperature	T_{OTG}	−25~+75	$^{\circ}\mathbb{C}$



DC CHARACTERISTICS $(T_A = 25^{\circ}C)$

Comple ed	Bonomoton		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Parameter	V_{DD}	Conditions				
V _{DD}	Operating Voltage	_	_	2.4	_	5.2	V
	On a matter of Course at	3V	No load/LCD ON	_	150	300	μΑ
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	300	600	μΑ
	On a serious Outstand	3V	No load/LCD ON	_	60	120	μA
I _{DD2}	Operating Current	5V	Crystal oscillator	_	120	240	μΑ
	On a matter of Commonst	3V	No load/LCD ON	_	100	200	μA
I _{DD3}	Operating Current	5V	External clock source	_	200	400	μA
	Ctan albu Cumant	3V	No local Device device reads	_	0.1	5	μA
I _{STB}	Standby Current	5V	No load, Power down mode	_	0.3	10	μA
	Input Low Valtage	3V	DATA, WR, CS, RD	0	_	0.6	V
V_{IL}	Input Low Voltage	5V	DATA, WR, CS, RD	0	_	1.0	V
	Innert High Voltage	3V	DATA WE CO DE	2.4	_	3.0	V
V _{IH}	Input High Voltage	5V	DATA, WR, CS, RD	4.0	_	5.0	V
	DATA, BZ, BZ, IRQ	3V	V _{OL} =0.3V	0.5	1.2	_	mA
l _{OL1}	DATA, BZ, BZ, IRQ	5V	V _{OL} =0.5V	1.3	2.6	_	mA
	DATA, BZ, BZ	3V	V _{OH} =2.7V	-0.4	-0.8	_	mA
I _{OH1}	DATA, BZ, BZ	5V	V _{OH} =4.5V	-0.9	-1.8	_	mA
	LCD Common Sink Current	3V	V _{OL} =0.3V	80	150	_	μΑ
l _{OL2}	LCD Common Sink Current	5V	V _{OL} =0.5V	150	250	_	μΑ
ı	LCD Common Source Current	3V	V _{OH} =2.7V	-80	-120	_	μΑ
I _{OH2}	LCD Common Source Current	5V	V _{OH} =4.5V	-120	-200	_	μA
	LCD Commont Sink Commont	3V	V _{OL} =0.3V	60	120	_	μA
I _{OL3}	LCD Segment Sink Current	5V	V _{OL} =0.5V	120	200	_	μΑ
ı	LCD Sagment Source Correct	3V	V _{OH} =2.7V	-40	-70	_	μA
I _{ОНЗ}	LCD Segment Source Current	5V	V _{OH} =4.5V	-70	-100		μA
D	Bull high Booiston	3V	DATA WE CE DO		80	150	kΩ
R _{PH}	Pull-high Resistor	5V	DATA, WR, CS, RD	30	60	100	kΩ



AC CHARACTERISTICS ($T_A = 25$ °C)

Comple ed	Dovemeter		Test Conditions	Min	Тур.	Max.	Unit
Symbol	Parameter	V _{DD} Conditions		Min.			
,	Overtone Olevelo	3V	On-chip RC oscillator	_	256	_	kHz
f _{SYS1}	System Clock			_	256	_	kHz
f _{SYS2}	System Clock	_	Crystal oscillator	_	32768	_	Hz
f _{SYS3}	System Clock	_	External clock source	_	256	_	kHz
		_	On-chip RC oscillator	_	f _{SYS1} /1024	_	Hz
f_{LCD}	LCD Clock	_	Crystal oscillator		f _{SYS2} /128	_	Hz
		_	External clock source	_	f _{SYS3} /1024	_	Hz
tcom	LCD Common Period	_	n: Number of COM	-	n/f _{LCD}	_	S
f	Serial Data Clock (WR pin)	3V	Duty cycle 50%	4	_	150	kHz
f _{CLK1}	Serial Data Clock (WK piri)	5V	Duty cycle 50 %	4	_	300	kHz
4	Social Data Clock (PD nin)	3V	Duty cycle 50%	_		75	kHz
f _{CLK2}	Serial Data Clock (RD pin)	5V		_	_	150	kHz
4	Tone Frequency (2kHz)		On-chip RC oscillator	1.5	2.0	2.5	kHz
f _{TONE}	Tone Frequency (4kHz)	3V	On-chip RC oscillator	3.0	4.0	5.0	kHz
t _{CS}	Serial Interface Reset Pulse Width	_	CS	250	300	_	ns
		0) /	Write mode	3.34	_	125	
1		3V	Read mode	6.67	_	_	μs
t _{CLK}	WR, RD Input Pulse Width	5V	Write mode	1.67	_	125	
			Read mode	3.34	_	_	μs
tr, tf	Rise/Fall Time Serial Data Clock Width	_	_	_	120	160	ns
t _{su}	Setup Time for DATA to WR, RD Clock Width	_	_	60	120	_	ns
t _h	Hold Time for DATA to WR, RD Clock Width	_	_	250	300	_	ns
t _{su1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width	_	_	500	600	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width	_	_	250	300	_	ns
t _{OFF}	V _{DD} OFF Times	_	V _{DD} drop down to 0V	20	_	_	ms
t _{SR}	V _{DD} Rising Slew Rate	 —	_	0.05	_	_	V/ms
t _{RSTD}	Delay Time after Reset	_	_	1	_	_	ms



FUNCTIONAL DESCRIPTION

Display Memory - RAM


The static display memory (RAM) is organized into 32×4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:

	COM3	COM2	COM1	COM ₀	
SEG0					0
SEG1					1
SEG2					2
SEG3					3
ļ					
SEG31					31
	D3	D2	D1	D0	Data\Addr

System Oscillator

The HT1621 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (256kHz), a crystal oscillator (32.768kHz), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is, however, available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.


The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to enter the power down mode, similar to the case in the external 256kHz clock source operation. At the initial system power on, the HT1621 is at the SYS DIS state.



System Oscillator Configuration

Interfacing

Only four lines are required to interface with the HT1621. The \overline{CS} line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1621. If the \overline{CS} pin is set to 1, the data and command issued between the host controller and the HT1621 are frst disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1621. The DATAline is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATAline. The \overline{RD} line is the READ clock input. Data in the RAM are clocked out on the falling edge of the \overline{RD} signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the \overline{RD} signal. The \overline{WR} line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1621 on the rising edge of the \overline{WR} signal. There is an optional \overline{IRQ} line to be used as an interface between the host controller and the HT1621. The \overline{IRQ} pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDfunction by being connected with the \overline{IRQ} pin of the HT1621.



Time Base and Watchdog Timer (WDT)


The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of an internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the IRQ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

$$f_{WDT} = \frac{32kHZ}{2n}$$

where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (256kHz), or an external frequency of 256kHz.

If an on-chip oscillator (256kHz) or an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates the WDT time-out flag output (connect the WDT time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRQ pin, and the output of the time base generator is connected to the IRQ pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed frst. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the foating state. The IRQ output can be enabled or disabled by executing the IRQ EN or the IRQ DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out fag appear on the IRQ pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the HT1621 will continue working until system power fails or the external clock source is removed. After the system power on, the \overline{IRQ} will be disabled.



Timer and WDT Configurations



Tone Output

A simple tone generator is implemented in the HT1621. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} , which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs, namely BZ and \overline{BZ} , are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the \overline{BZ} outputs will remain at low level.

Name Command Code		Function
TONE off	0000-1000-X	Turn off tone outputs
TONE 4k	010X-XXXX-X	Tone frequency, 4kHz
TONE 2k	011X-XXXX-X	Tone frequency, 2kHz

LCD Driver

The HT1621 is a 128 (32×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. Using the LCD related commands, the HT1621 can be compatible with most types of LCD panels.


Name	Command Code	Function
LCD OFF	1000000010X	Turn off LCD outputs
LCD ON	1000000011X	Turn on LCD outputs
BIAS&COM	1000010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 Commons option ab=01: 3 Commons option ab=10: 4 Commons option


Command Format

The HT1621 can be configured by the S/W setting. There are two mode commands to configure the HT1621 resources and to transfer the LCD display data. The configuration mode of the HT1621 is called command mode, and its command mode ID is 1 0 0. The command mode consists of a system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:

Operation	Mode	ID
Read	Data	110
Write	Data	101
Read-Modify-Write	Data	101
Command	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely 1 0 0, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to 1 and the previous operation mode will be reset also. Once the \overline{CS} pin returns to 0 a new operation mode ID should be issued frst.






1 0 1 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0

Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3)


DATA




Read-Modify-Write Mode (Command Code: 101)




Read-Modify-Write Mode (Successive Address Accessing)



Command Mode (Command Code: 100)



Mode (Data and Command Mode)






Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101		D	Write data to the RAM	
READ-MODIFY-WRITE	-		D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	С	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscillator	
RC 256K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	С	Tone frequency, 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
IRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-X000-X	С	Time base/WDT clock output:1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	С	Time base/WDT clock output:2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	С	Time base/WDT clock output:4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	С	Time base/WDT clock output:8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-X100-X	С	Time base/WDT clock output:16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-X101-X	С	Time base/WDT clock output:32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-X110-X	С	Time base/WDT clock output:64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-X111-X	С	Time base/WDT clock output:128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes


Note: X: Don't care, A5~A0: RAM addresses, D3~D0: RAM data, D/C: Data/command mode, Def.: Power on reset default


APPLICATION CIRCUITS





PACKAGE OUTLINE DIMENSIONS SSOP-48








Cumbal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
А	10.03	_	10.67			
В	7.39	7.49	7.59			
С	0.20	_	0.34			
C'	15.75	15.88	16.00			
D	2.41	2.59	2.79			
Е	_	0.635 BSC	_			
F	0.20	0.30	0.41			
G	0.51	_	1.02			
Н	0.13	_	0.25			
а	0°	_	8°			



PACKAGE OUTLINE DIMENSIONS LQFP-48



Symbol	Dimensions in mm				
	Min.	Nom.	Max.		
А	_	9.00 BSC	_		
В	_	7.00 BSC	_		
С	_	9.00 BSC	_		
D	_	7.00 BSC	_		
Е	_	0.50 BSC	_		
F	0.17	0.22	0.27		
G	1.35	1.40	1.45		
Н	_	_	1.60		
1	0.05	_	0.15		
J	0.45	0.60	0.75		
K	0.09	_	0.20		
α	0°	_	7°		

Attention

- Any and all HUA XUAN YANG ELECTRONICS products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your HUA XUAN YANG ELECTRONICS representative nearest you before using any HUA XUAN YANG ELECTRONICS products described or contained herein in such applications.
- HUA XUAN YANG ELECTRONICS assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all HUA XUAN YANG ELECTRONICS products described or contained herein.
- Specifications of any and all HUA XUAN YANG ELECTRONICS products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- HUA XUAN YANG ELECTRONICS CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all HUA XUAN YANG ELECTRONICS products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of HUA XUAN YANG ELECTRONICS CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.

 HUA XUAN YANG ELECTRONICS believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the HUA XUAN YANG ELECTRONICS product that you intend to use.