



# 100V, 2.5A, High-Frequency Half-Bridge Gate Driver

#### DESCRIPTION

The MP1921B is a high-frequency 100V halfbridge N-channel power MOSFET driver. Its lowhigh-side driver channels independently controlled and matched, with a time delay of less than 5ns. Under-voltage lockout on both high-side and low-side supplies force their outputs low in case of insufficient supply. The integrated bootstrap diode reduces external component count.

#### **FEATURES**


- Drives N-Channel MOSFET Half-Bridge
- 120V V<sub>BST</sub> Voltage Range
- On-Chip Bootstrap Diode
- Typical 16ns Propagation Delay Time
- Less Than 5ns Gate Drive Matching
- Drives 1nf Load with 12ns/9ns Rise/Fall Times with 12V VDD
- TTL Compatible Input
- Less Than 150µA Quiescent Current
- UVLO for Both High Side and Low Side
- In QFN10 (3mmx3mm) Package

#### **APPLICATIONS**

- Telecom Half-Bridge Power Supplies
- Avionics DC/DC Converters
- **Two-Switch Forward Converters**
- **Active-Clamp Forward Converters**
- **DC Motor Drivers**

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are Registered Trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

#### TYPICAL APPLICATION





#### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1921GQ-B	QFN10 (3mmx3mm)	See Below

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP1921GQ-B–Z).

#### **TOP MARKING**


BLDY

LLL

BLD: Product code of MP1921GQ-B

Y: Year code LLL: Lot number

## **PACKAGE REFERENCE**







## **PIN FUNCTIONS**

QFN10 (3x3mm)	Name	Description
1	VDD	<b>Supply input.</b> VDD supplies power to all the internal circuitry. A decoupling capacitor to ground must be placed close to VDD to ensure stable and clean supply.
2,6	NC	No connection.
3	BST	<b>Bootstrap.</b> This is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between BST and SW.
4	DRVH	Floating driver output.
5	SW	Switching node.
7	INH	Control signal input for the floating driver.
8	INL	Control signal input for the low-side driver.
9	VSS, Exposed Pad	Chip ground. Connect exposed pad to VSS for proper thermal operation.
10	DRVL	Low-side driver output.



<b>ABSOLUTE MAXIM</b>	MUM RATINGS (1)
Supply voltage (V <sub>DD</sub> )	0.3V to +20V
SW voltage (V <sub>SW</sub> )	5.0V to +105V
BST voltage (V <sub>BST</sub> )	0.3V to +120V
BST to SW	0.3V to +18V
DRVH to SW0	.3V (-5V for <100ns) to
	(BST-SW) + 0.3V
DRVL to VSS	0.3V to (VDD + 0.3V)
All other pins	0.3V to $(V_{DD} + 0.3V)$
Continuous power dissipa	ation (T <sub>A</sub> =25°C) <sup>(2)</sup>
QFN10 (3mmx3mm)	
Junction temperature	
Lead temperature	260°C
Storage temperature	

Recommended Operating	g Con	dition	s <sup>(3)</sup>
Supply voltage (V <sub>DD</sub> )	-	. 9.0V t	to 18V
SW voltage (V <sub>SW</sub> )	1	.0V to -	+100V
SW slew rate		<5	0V/ns
Operating junction temp (T <sub>J</sub> ).	40°	°C to +	125°C
Thermal Resistance (4) QFN10 (3mmx3mm)		<b>θ</b> Jс 12	.°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX) = (T<sub>J</sub>(MAX) T<sub>A</sub>) / θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  =  $V_{BST}$ - $V_{SW}$  = 12V,  $V_{SS}$  =  $V_{SW}$  = 0V, no load at DRVH and DRVL,  $T_A$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Currents						
VDD quiescent current	I <sub>DDQ</sub>	INL = INH = 0		100	150	μA
VDD operating current	I <sub>DDO</sub>	f <sub>sw</sub> = 500kHz		2.8	3.5	mA
Floating driver quiescent current	I <sub>BSTQ</sub>	INL = INH = 0		60	90	μΑ
Floating driver operating current	I <sub>BSTO</sub>	f <sub>sw</sub> = 500kHz		2.1	3	mA
Leakage current	I <sub>LK</sub>	BST = SW = 100V		0.05	1	μΑ
Inputs						
INL/INH high				2	2.4	V
INL/INH low			1	1.4		V
INL/INH internal pull-down resistance	R <sub>IN</sub>			185		kΩ
Under-Voltage Protection						<u> </u>
VDD rising threshold	V <sub>DDR</sub>		7.7	8.1	8.5	V
VDD hysteresis	VDDR		1.1	0.5	0.0	V
(BST-SW) rising threshold	VBSTR		6.7	7.1	7.5	V
(BST-SW) hysteresis	V <sub>BSTH</sub>		0.7	0.55	7.0	V
Bootstrap Diode	1 20111	I			1	
Bootstrap diode VF @ 100µA	$V_{F1}$			0.5		V
Bootstrap diode VF @ 100mA	V <sub>F2</sub>			0.9		V
Bootstrap diode dynamic R	R₀	@ 100mA		2.5		Ω
Low-Side Gate Driver						
Low-level output voltage	Voll	I <sub>O</sub> = 100mA		0.15	0.22	V
High-level output voltage to rail	Vohl	I <sub>O</sub> = -100mA		0.45	0.6	V
Dools will up or mont	1	$V_{DRVL} = 0V$ , $V_{DD} = 12V$		1.5		Α
Peak pull-up current	IOHL	V <sub>DRVL</sub> = 0V, V <sub>DD</sub> = 16V		2.5		Α
Dook will down assessed	loll	$V_{DRVL} = V_{DD} = 12V$		2.5		Α
Peak pull-down current		V <sub>DRVL</sub> = V <sub>DD</sub> = 16V		3.5		Α
Floating Gate Driver						
Low-level output voltage	$V_{OLH}$	I <sub>O</sub> = 100mA		0.15	0.22	V
High-level output voltage to rail	V <sub>OHH</sub>	I <sub>O</sub> = -100mA		0.45	0.6	V
Peak pull-up current	Іонн	$V_{DRVH} = 0V, V_{DD} = 12V$		1.5		Α
T ear pull-up culterit		$V_{DRVH} = 0V, V_{DD} = 16V$		2.5		Α
Peak pull-down current	lolh	$V_{DRVH} = V_{DD} = 12V$		2.5		Α
Peak puil-down current	IULH	$V_{DRVH} = V_{DD} = 16V$		3.5		Α



## **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{DD} = V_{BST} - V_{SW} = 12V$ ,  $V_{SS} = V_{SW} = 0V$ , no load at DRVH and DRVL,  $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Switching Spec. – Low Side Gate Driver							
Turn-off propagation delay INL falling to DRVL falling	T <sub>DLFF</sub>			16		ns	
Turn-on propagation delay INL rising to DRVL rising	T <sub>DLRR</sub>			16			
DRVL rise time		C <sub>L</sub> = 1nF		12		ns	
DRVL fall time		C <sub>L</sub> = 1nF		9		ns	
Switching Spec Floating Gate	Driver						
Turn-off propagation delay INL falling to DRVH falling	T <sub>DHFF</sub>			16		ns	
Turn-on propagation delay INL rising to DRVH rising	T <sub>DHRR</sub>			16		ns	
DRVH rise time		C <sub>L</sub> = 1nF		12		ns	
DRVH fall time		C <sub>L</sub> = 1nF		9		ns	
Switching Spec. – Matching							
Floating driver turn-off to low side drive turn-on	T <sub>MON</sub>			1	5	ns	
Low side driver turn-off to floating driver turn-on	$T_{MOFF}$			1	5	ns	
Minimum input pulse width that changes the output	T <sub>PW</sub>				50 <sup>(5)</sup>	ns	
Bootstrap diode turn-on or turn-off time	T <sub>BS</sub>			10 <sup>(5)</sup>		ns	

#### Note:

5) Guaranteed by design.





Figure 1: Timing Diagram




#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{DD}$  = 12V,  $V_{SS}$  =  $V_{SW}$  = 0V,  $T_A$  = 25°C, unless otherwise noted.


IDDO Operation Current vs. Frequency




**IBSTO Operation Current vs.** Frequency




High Level Output Voltage vs. Temperature




Low Level Output Voltage vs. Temperature




Undervoltage Lockout
Threshold vs.Temperature




Undervoltage Lockout
Hysteresis vs.Temperature




Propagation Delay vs. Temperature



Bootstrap Diode I-V Characteristics



Quiescent Current vs. Voltage






# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{DD}$  = 12V,  $V_{SS}$  =  $V_{SW}$  = 0V,  $T_A$  = 25°C, unless otherwise noted.


Peak Current vs. V<sub>DD</sub> Voltage





#### **Turn-On Propagation Delay**

#### **Gate Drive Matching TMOFF**

#### **Drive Rise Time (1nF Load)**










### **Turn-Off Propagation Delay**

### **Gate Drive Matching TMON**

#### **Drive Fall Time (1nF Load)**









## **BLOCK DIAGRAM**




Figure 2: Function Block Diagram



#### **APPLICATION**

The INH and INL input signals can be controlled independently. If both INH and INL are controlling the HS-FET and LS-FET of the same bridge, then users must avoid shoot-through by setting

a sufficient dead time between INH and INL low, and vice versa (see Figure 3). Dead time is the time interval between INH low and INL low.




Figure 3: Short-Through Timing Diagram



#### REFERENCE DESIGN CIRCUITS

#### **Half-Bridge Converter**

In half-bridge converter topology, the MOSFETs are driven alternately with dead time. Therefore, INH and INL are driven with alternating signals

from the PWM controller (see Figure 4). Input voltage can be up to 100V in this application.




Figure 4: Half-Bridge Converter

#### **Two-Switch Forward Converter**

In two-switch forward converter topology, both MOSFETs are turned on and off together. The input signal (INH and INL) comes from the PWM controller, which senses the output voltage and output current if current-mode control is used (see

Figure 5). The Schottky diodes clamp the reverse swing of the power transformer, and must be rated at the input voltage. Input voltage can be up to 100V in this circuit.




Figure 5: Two-Switch Forward Converter



#### **Active-Clamp Forward Converter**

In active-clamp forward converter topology, the MOSFETs are driven alternately. The high-side MOSFET, along with capacitor C<sub>reset</sub>, is used to reset the power transformer in a lossless manner.

This topology lends itself well to run at duty cycles exceeding 50%. For these reasons, the input voltage may not be able to run at 100V for this application.






Figure 6: Active-Clamp Forward Converter



#### **PACKAGE INFORMATION**


#### QFN10 (3mm×3mm)






**TOP VIEW** 


**BOTTOM VIEW** 



**SIDE VIEW** 



**DETAIL A** 



# NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VEED-5.
- 5) DRAWING IS NOT TO SCALE.

#### **RECOMMENDED LAND PATTERN**

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.