

**2.0A, 250V, 2.0 Ohm,  
N-Channel Power MOSFET**

January 1998

### Features

- 2.0A, 250V
- $r_{DS(ON)} = 2.0\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


### Description

This is an N-Channel enhancement mode silicon gate power field effect transistor. It is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This power MOSFET is designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Formerly developmental type TA17443.

---

### Symbol




### Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF614	TO-220AB	IRF614

NOTE: When ordering, use the entire part number.

---

### Packaging



**Absolute Maximum Ratings**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

	IRF614	UNITS
Drain to Source Voltage (Note 1) . . . . .	$V_{DS}$	V
Drain to Gate Voltage ( $R_{GS} = 20\text{k}\Omega$ ) (Note 1) . . . . .	$V_{DGR}$	V
Continuous Drain Current . . . . .	$I_D$	A
$T_C = 100^\circ\text{C}$ . . . . .	$I_D$	A
Pulsed Drain Current (Note 3) . . . . .	$I_{DM}$	A
Gate to Source Voltage . . . . .	$V_{GS}$	V
Maximum Power Dissipation . . . . .	$P_D$	W
Linear Derating Factor . . . . .	0.16	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4) . . . . .	$E_{AS}$	mJ
Operating and Storage Temperature . . . . .	$T_J, T_{STG}$	${}^\circ\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s . . . . .	$T_L$	${}^\circ\text{C}$
Package Body for 10s, See Techbrief 334 . . . . .	$T_{pkg}$	${}^\circ\text{C}$

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTE:

1.  $T_J = 25^\circ\text{C}$  to  $125^\circ\text{C}$ .

**Electrical Specifications**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$ , (Figure 10)	250	-	-	V
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	$\mu\text{A}$
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$ $T_J = 125^\circ\text{C}$	-	-	250	$\mu\text{A}$
On-State Drain Current (Note 2)	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = 10\text{V}$ , (Figure 7)	2.0	-	-	A
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA
Drain to Source On Resistance (Note 2)	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 2.5\text{A}$ , (Figures 8, 9)	-	1.6	2.0	A
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, I_D = 2.5\text{A}$ , (Figure 12)	0.8	1.2	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} = 0.5 \times \text{Rated } BV_{DSS}, I_D \approx 2.0\text{A}, R_L = 61\Omega$ $V_{GS} = 10\text{V}$ , (Figures 17, 18)	-	8.9	13	ns
Rise Time	$t_r$	MOSFET Switching Times are Essentially Independent of Operating Temperature	-	12	18	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$		-	18	27	ns
Fall Time	$t_f$		-	8.9	15	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = 10\text{V}, I_D = 2.0\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$ $I_{G(\text{REF})} = 1.5\text{mA}$ (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature	-	9.6	14.4	nC
Gate to Source Charge	$Q_{gs}$		-	2.4	3.6	nC
Gate to Drain "Miller" Charge	$Q_{gd}$		-	4.5	6.7	nC
Input Capacitance	$C_{ISS}$	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$ , (Figure 11)	-	180	-	pF
Output Capacitance	$C_{OSS}$		-	53	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	14	-	pF

**Electrical Specifications**  $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Internal Drain Inductance	$L_D$	Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances	-	4.5	-	nH	
Internal Source Inductance	$L_S$			-	7.5	-	nH	
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	6.4	$^\circ\text{C}/\text{W}$	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	62.5	$^\circ\text{C}/\text{W}$	

**Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Continuous Source to Drain Current	$I_{SD}$	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Rectifier		-	-	2.0	A	
Pulse Source to Drain Current (Note 3)	$I_{SDM}$			-	-	8.0	A	
Source to Drain Diode Voltage (Note 2)	$V_{SD}$	$T_J = 25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $V_{GS} = 0\text{V}$ , (Figure 13)		-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		67	-	340	ns	
Reverse Recovery Charge	$Q_{RR}$	$T_J = 25^\circ\text{C}$ , $I_{SD} = 2.0\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		0.24	0.54	1.2	$\mu\text{C}$	

## NOTES:

2. Pulse test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4.  $V_{DD} = 10\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.18\text{mH}$ ,  $R_G = 50\Omega$ , peak  $I_{AS} = 5\text{A}$ . See Figures 15, 16.


**Typical Performance Curves** Unless Otherwise Specified

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE


**Typical Performance Curves** Unless Otherwise Specified (Continued)

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 6. SATURATION CHARACTERISTICS






FIGURE 7. TRANSFER CHARACTERISTICS


**Typical Performance Curves** Unless Otherwise Specified (Continued)

NOTE: Heating effect of  $2.0\mu\text{s}$  pulse is minimal.


**FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT**




**FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE**




**FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE**



**FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE**



**FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT**



**FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE**


**Typical Performance Curves** Unless Otherwise Specified (Continued)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE


**Test Circuits and Waveforms**

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS


***Test Circuits and Waveforms*** (Continued)

FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS