

3.3V CMOS 1-TO-5 CLOCK DRIVER

1

FEATURES:

- Advanced CMOS Technology
- Guaranteed low skew < 100ps (max.)
- Very low duty cycle distortion < 250ps (max.)
- High speed propagation delay< 3ns (max.)
- · Very low CMOS power levels
- TTL compatible inputs and outputs
- 1:5 fanout
- Maximum output rise and fall time < 1.5ns (max.)
- · Low input capacitance: 3pF typical
- VCC = $3.3V \pm 0.3V$
- · Inputs can be driven from 3.3V or 5V components
- Operating frequency up to 166MHz
- · Available in SOIC package


FUNCTIONAL BLOCK DIAGRAM

IN ______O1 _____O2 _____O3 _____O4 _____O5

DESCRIPTION:

The FCT38075 is a 3.3V clock driver built using advanced CMOS technology. This low skew clock driver offers 1:5 fanout. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.

PINCONFIGURATION



SOIC TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

JAN. 2012

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vcc	Input Power Supply Voltage	-0.5 to +4.6	V
VI	InputVoltage	-0.5 to +5.5	V
Vo	OutputVoltage	-0.5 to Vcc+0.5	V
TJ	Junction Temperature	150	°C
Tstg	Storage Temperature	-65 to +165	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

	Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
COUT Output Capacitance VOUT = 0V — 6 pF	CIN	Input Capacitance	VIN = 0V	3	4	рF
	Соит	Output Capacitance	VOUT = 0V	—	6	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
IN	Input
Ox	Outputs

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Unit
lccq	Quiescent Power Supply Current	Vcc = Max.	VIN = GND or Vcc	—	0.1	30	μA
Δlcc	Power Supply Current per Input HIGH	Vcc = Max.	VIN = VCC - 0.6V	—	45	300	μA
ICCD	Dynamic Power Supply Current	Vcc = Max.	VIN = VCC	_	80	120	µA/MHz
	perOutput ⁽³⁾	C∟ = 15pF	VIN = GND				
		All Outputs Toggling					
lc	Total Power Supply Current ⁽⁴⁾	Vcc = Max.	VIN = VCC		90	120	
		C∟ = 15pF	VIN = GND				
		All Outputs Toggling	VIN = VCC -0.6V		90	120]
		fi = 133MHz	VIN = GND				mA
		Vcc = Max.	VIN = VCC	_	120	150	
		C∟ = 15pF	VIN = GND				
		All Outputs Toggling	VIN = VCC -0.6V	_	120	150	1
		fi = 166MHz	VIN = GND				

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD$ (fi)

Icc = Quiescent Current

- ΔIcc = Power Supply Current for a TTL High Input (VIN = Vcc -0.6V)
- $\mathsf{D}\mathsf{H}$ = Duty Cycle for TTL Inputs High

 $N \tau$ = Number of TTL Inputs at $D {\mbox{\tiny H}}$

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Input Frequency

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Industrial: TA = -40°C to +85°C, Vcc = $3.3V \pm 0.3V$

Symbol	Parameter	Test Conditions ⁽¹⁾	Test Conditions ⁽¹⁾		Typ. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level			2	—	5.5	V
Vil	Input LOW Level			-0.5	—	0.8	V
Іін	Input HIGH Current	Vcc = Max.	VI = 5.5V	-	—	±1	μA
liL	InputLOW Current	Vcc = Max.	VI = GND	-	—	±1	1
Vik	Clamp Diode Voltage	Vcc = Min., In = -18m.	Vcc = Min., IIN = -18mA		-0.7	-1.2	V
IODH	Output HIGH Current	Vcc = 3.3V, Vin = Vih c	Vcc = 3.3V, VIN = VIH or VIL, Vo = 1.5V ^(3,4)		-75	-180	mA
IODL	Output LOW Current	Vcc = 3.3V, Vin = Vih c	Vcc = $3.3V$, VIN = VIH or VIL, Vo = $1.5V^{(3,4)}$		92	200	mA
los	Short Circuit Current	Vcc = Max., Vo = GNE	Vcc = Max., Vo = GND ^(3,4)		-135	-240	mA
Vон	Output HIGH Voltage	Vcc = Min.	Іон = –12mA	2.4 ⁽⁵⁾	3	_	V
		VIN = VIH or VIL	Іон = –100µА	Vcc-0.2	_	_	
Vol	OutputLOWVoltage	Vcc = Min.	IOL = 12mA	_	0.3	0.5	V
		VIN = VIH or VIL	IoL = 100μA	_	_	0.2	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3, 25°C ambient.

3. This parameter is guaranteed but not tested.

4. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

5. VOH = Vcc - 0.6V at rated current.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (3,4)

Symbol	Parameter	Conditions ^(1,8)	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	C∟ = 15pF	0.5	3	ns
t PHL		f ≤166MHz			
ſR	Output Rise Time (0.8V to 2V)		—	1.5	ns
tF	Output Fall Time (2V to 0.8V)		—	1.5	ns
tsk(0)	Same device output pin-to-pin skew ⁽⁵⁾		—	100	ps
tSK(P)	Pulse skew ⁽⁶⁾		—	250	ps
tsk(PP)	Part to part skew ⁽⁷⁾		_	550	ps
fMAX	InputFrequency		_	166	MHz

NOTES:

1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. tPLH, tPHL, tsk(P), and tsk(O) are production tested. All other parameters guaranteed but not production tested.

4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew. 5. Skew measured between all outputs under identical transitions and load conditions.

6. Skew measured is difference between propagation delay times tPHL and tPLH of same output under identical load conditions.

7. Part to part skew for all outputs given identical transitions and load conditions at identical Vcc levels and temperature.

8. Airflow of 1m/s is recommended for frequencies above 133MHz.

TESTCIRCUITS

TEST CONDITIONS


Symbol	Symbol Vcc = 3.3V ±0.3V	
CL	15	pF
RL	33	Ω
R⊤	ZOUT of pulse generator	Ω
tR / tF 1 (0V to 3V or 3V to 0V)		ns

DEFINITIONS:


 C_{L} = Load capacitance: includes jig and probe capacitance.

 $R\tau$ = Termination resistance: should be equal to Zout of the Pulse Generator. tr / tr = Rise/Fall time of the input stimulus from the Pulse Generator.


TEST WAVEFORMS












tSK(o) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Output Skew - tsk(0)




INPUT tPLH tPLH tPLH tPLH tPHL tPHL tPHL tPHL tPHL tPHL to the total states of total states of




Part-to-Part Skew is for the same package and speed grade.


PACKAGE OUTLINE AND DIMENSIONS (8-PIN SOIC)



	Millimeters		Inc	hes
Symbol	Min	Max	Min	Max
A	1.35	1.75	.0532	.0688
A1	0.10	0.25	.0040	.0098
В	0.33	0.51	.013	.020
C	0.19	0.25	.0075	.0098
D	4.80	5.00	.1890	.1968
E	3.80	4.00	.1497	.1574
е	1.27 BASIC		0.050 BASIC	
Н	5.80	6.20	.2284	.2440
h	0.25	0.50	.010	.020
L	0.40	1.27	.016	.050
α	0°	8°	0° 8°	



ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.