


N- Channel 30V (D-S) MOSFET

GENERAL DESCRIPTION

The ME96N03-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 3.4m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 6.3m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- DC/DC Converter
- Load Switch



N-Channel MOSFET

Ordering Information: ME96N03-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	T _C =25°C	107.2
		T _C =70°C	85.8
Pulsed Drain Current	I _{DM}	429	A
Maximum Power Dissipation	P _D	T _C =25°C	62.5
		T _C =70°C	40
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Case*	R _{θJC}	2	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper.



N- Channel 30V (D-S) MOSFET
Electrical Characteristics ($T_J=25^{\circ}\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	30			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1		3	V
I_{GSS}	Gate-Body Leakage	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30V, V_{GS}=0V$			1	μA
$R_{DS(on)}$	Drain-Source On-Resistance*	$V_{GS}=10V, I_D=40A$		2.9	3.4	m Ω
		$V_{GS}=4.5V, I_D=30A$		4.8	6.3	
V_{SD}	Diode Forward Voltage *	$I_S=40A, V_{GS}=0V$			1.2	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=24V, V_{GS}=10V, I_D=30A$		62		nC
Q_g	Total Gate Charge	$V_{DS}=24V, V_{GS}=4.5V, I_D=30A$		32.4		
Q_{gs}	Gate-Source Charge			12.5		
Q_{gd}	Gate-Drain Charge			17		
C_{iss}	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1MHz$		2892		pF
C_{oss}	Output Capacitance			311		
C_{rss}	Reverse Transfer Capacitance			277		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=15V, R_L=0.5\Omega$ $V_{GS}=10V, R_G=2.4\Omega$ $I_D=30A$		29.2		ns
t_r	Turn-On Rise Time			353		
$t_{d(off)}$	Turn-Off Delay Time			57.7		
t_f	Turn-Off Fall Time			19.5		







 Notes: a. pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

 DCC
正式發行

N- Channel 30V (D-S) MOSFET


Typical Characteristics (T_J =25°C Noted)




N- Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)


Gate Charge




Body-diode characteristics




Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Case



TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC
正式發行