


**Dual N-Channel 150-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME4972-G is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES**

- $R_{DS(ON)} \leq 376m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 360m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



Ordering Information: ME4972-G (Green product-Halogen free)

**Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	150	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	$T_A=25^\circ C$	1.9
		$T_A=70^\circ C$	1.5
Pulsed Drain Current	$I_{DM}$	7	A
Maximum Power Dissipation	$P_D$	$T_A=25^\circ C$	2
		$T_A=70^\circ C$	1.3
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Case *	$R_{\theta JA}$	62.5	$^\circ C/W$

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**Dual N-Channel 150-V (D-S) MOSFET**
**Electrical Characteristics** ( $T_A=25^\circ\text{C}$  Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1		3	V
$I_{GSS}$	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			$\pm 100$	nA
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=120V, V_{GS}=0V$			1	$\mu A$
$R_{DS(ON)}$	Drain-Source On-Resistance <sup>a</sup>	$V_{GS}=10V, I_D=7A$		313	376	m $\Omega$
		$V_{GS}=4.5V, I_D=6A$		300	360	
$V_{SD}$	Diode Forward Voltage	$I_S=1.8A, V_{GS}=0V$			1.3	V
<b>DYNAMIC</b>						
$Q_g$	Total Gate Charge	$V_{DS}=75V, V_{GS}=10V, I_D=7A$		16.1		nC
$Q_{gs}$	Gate-Source Charge			5.2		
$Q_{gd}$	Gate-Drain Charge			4.2		
$C_{iss}$	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, f=1MHz$		657		pF
$C_{oss}$	Output Capacitance			34		
$C_{rss}$	Reverse Transfer Capacitance			7		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=75V, R_L=10.68\Omega,$ $V_{GS}=10V, R_G=6\Omega$ $I_D=7A$		9.8		ns
$t_r$	Turn-On Rise Time			11.1		
$t_{d(off)}$	Turn-Off Delay Time			29.3		
$t_f$	Turn-Off Fall Time			24.4		

Notes: a. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ , Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Dual N-Channel 150-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics






Dual N-Channel 150-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



**SOP-8 Package Outline**



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

