

**N- Channel 100V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME13N10A is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.



**FEATURES**

- $R_{DS(ON)} \leq 145m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- DC/DC Converter
- Load Switch
- LCD/ LED Display inverter

**PIN CONFIGURATION**



**Ordering Information:** ME13N10A (Pb-free)  
ME13N10A-G (Green product-Halogen free )

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	$T_C=25^\circ C$	11.3
		$T_C=70^\circ C$	9.0
Pulsed Drain Current	$I_{DM}$	45.4	A
Maximum Power Dissipation	$P_D$	$T_C=25^\circ C$	29.9
		$T_C=70^\circ C$	19.1
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	4.17	°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## N- Channel 100V (D-S) MOSFET

Electrical Characteristics (Tc =25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	100			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> = 5A		115	145	mΩ
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =9A, V <sub>GS</sub> =0V			1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =30V, V <sub>GS</sub> =10V, I <sub>D</sub> =3A		16.4		nC
Q <sub>gs</sub>	Gate-Source Charge			3.8		
Q <sub>gd</sub>	Gate-Drain Charge			3.5		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz		524		pF
C <sub>oss</sub>	Output Capacitance			55		
C <sub>rss</sub>	Reverse Transfer Capacitance			32		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =30V, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>GEN</sub> =2.5Ω		11.7		ns
t <sub>r</sub>	Turn-On Rise Time			10.9		
t <sub>d(off)</sub>	Turn-Off Delay Time			27.3		
t <sub>f</sub>	Turn-Off Fall Time			2.6		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




**N- Channel 100V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics




**N- Channel 100V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> =25°C Noted)



**TO252-3L Package Outline**



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

