

Description


The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This monolithic IC, combined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid VCXO retiming module. A dual input mux is also provided.

By controlling the VCXO frequency within a phase-locked loop (PLL), the output clock is phase and frequency locked to the input clock. Through selection of external loop filter components, the PLL loop bandwidth and damping factor can be tailored to meet system clock requirements. A loop bandwidth down to the Hz range is possible.


Features

- Excellent jitter attenuation for telecom and video clocks
- 2:1 Input MUX for input reference clocks
- No switching glitches on output
- VCXO-based clock generation offers very low jitter and phase noise generation
- Output clock is phase and frequency locked to the selected input reference clock
- Fixed input to output phase relationship
- ± 115 ppm minimum crystal frequency pullability range, using recommended crystal
- Industrial temperature range
- Low power CMOS technology
- 16-pin TSSOP package
- Single 3.3 V power supply

Block Diagram



Pin Assignment



16-pin(173mil) TSSOP

Output Frequency Select Table

Input	SEL1	SEL0	N	Output Clock (MHz)	Crystal Used (MHz)
8 kHz	0	0	1296	10.368	20.736
8 kHz	0	1	2430	19.44	19.44
15.625 kHz	1	0	1728	27	27
15.734265 kHz	1	1	1716	27	27
151.875 kHz	M	0	128	19.44	19.44
27 MHz	M	1	1	27	27

Note: For SEL input pin programming:

0 = GND, 1 = VDD, M = Floating

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X1	—	Crystal Input. Connect this pin to the specified crystal.
2	VDD	Power	Power Supply. Connect to +3.3 V.
3	VDD	Power	Power Supply. Connect to +3.3 V.
4	VDD	Power	Power Supply. Connect to +3.3 V.
5	VIN	Input	VCXO Control Voltage Input. Connect this pin to CHGP pin and the external loop filter as shown in this data sheet.
6	GND	Power	Connect to ground.
7	GND	Power	Connect to ground.
8	CHGP	Output	Charge Pump Output. Connect this pin to the external loop filter and to pin VIN.
9	ISET	—	Charge pump current setting node, connection for setting resistor.
10	SEL1	Input	Output Frequency Selection Pin 1. Determines output frequency as per table above. Includes mid-level input.
11	CLK	Output	Clock Output.
12	SEL0	Input	Output Frequency Selection Pin 0. Determines output frequency as per table above. Internal pull-up resistor.
13	ICLK2	Input	Input Clock Connection 2. Connect an input reference clock to this pin. If unused, connect to ground.
14	ICLK1	Input	Input Clock Connection 1. Connect an input reference clock to this pin. If unused, connect to ground.
15	ISEL	Input	Input Selection. Used to select which reference input clock is active. Low input level selects ICLK1, high input level selects ICLK2. Internal pull-up resistor.
16	X2	—	Crystal Output. Connect this pin to the specified crystal.

Functional Description

The ICS2059-02 is a clock generator IC that generates an output clock directly from an internal VCXO circuit which works in conjunction with an external quartz crystal. The VCXO is controlled by an internal PLL (Phase-Locked Loop) circuit, enabling the device to perform clock regeneration from an input reference clock. The ICS2059-02 is configured to provide an output clock that is the same frequency as the input clock. There are 12 selectable input / output frequency ranges, each of which is a submultiple of the supported quartz crystal frequency range. Please refer to the Output Clock Selection Table on Page 2.

Most typical PLL clock devices use an internal VCO (Voltage Controlled Oscillator) for output clock generation. By using a VCXO with an external crystal, the ICS2059-02 is able to generate a low jitter, low phase-noise output clock within a low bandwidth PLL. This serves to provide input clock jitter attenuation and enables stable operation with a low-frequency reference clock.

The VCXO circuit requires an external pullable crystal for operation. External loop filter components enable a PLL configuration with low loop bandwidth.

Application Information

Input / Output Frequency Configuration

The ICS2059-02 is configured to generate an output frequency that is equal to the input reference frequency. Clock frequencies that are supported are those which fall into the ranges listed in the Output Clock Selection Table on Page 2. Input bits SEL2:0 are set according to this table, as is the external crystal frequency. Other input/output frequency combinations can be used if the necessary integer multiplication factor “N” appears in the Output Frequency Select table. For example, 20 MHz can be generated from 156.25 kHz by using select M0, as N=128.

Input Mux

The Input Mux serves to select between two alternate input reference clocks. Upon reselection of the input clock, clock glitches on the output clock will not be

generated due to the “fly-wheel” effect of the VCXO (the quartz crystal is a high-Q tuned circuit). When the input clocks are not phase aligned, the phase of the output clock will change to reflect the phase of the newly selected input at a controlled phase slope (rate of phase change) as influenced by the PLL loop characteristics.

Quartz Crystal

It is important that the correct type of quartz crystal is used with the ICS2059-02. Failure to do so may result in reduced frequency pullability range, inability of the loop to lock, or excessive output phase jitter.

The ICS2059-02 operates by phase-locking the VCXO circuit to the input signal of the selected ICLK input. The VCXO consists of the external crystal and the integrated VCXO oscillator circuit. To achieve the best performance and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the PCB Layout Recommendations section must be followed.

The frequency of oscillation of a quartz crystal is determined by its cut and by the external load capacitance. The ICS2059-02 incorporates variable load capacitors on-chip which “pull”, or change, the frequency of the crystal. The crystals specified for use with the ICS2059-02 are designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF. To achieve this, the layout should use short traces between the ICS2059-02 and the crystal.

A complete description of the recommended crystal parameters is in application note MAN05.

PLL Loop Filter Components


All analog PLL circuits use a loop filter to establish operating stability. The ICS2059-02 uses external loop filter components for the following reasons:

- 1) Larger loop filter capacitor values can be used, allowing a lower loop bandwidth. This enables the use of lower input clock reference frequencies and also input clock jitter attenuation capabilities. Larger loop filter capacitors also allow higher loop damping factors when less passband peaking is desired.
- 2) The loop filter values can be user selected to

optimize loop response characteristics for a given application.

Referencing the External Component Schematic on this page, the external loop filter is made up of the components R_Z , C_1 and C_2 . R_{SET} establishes PLL charge pump current and therefore influences loop filter characteristics.

External Component Schematic



Recommended Loop Filter Values Vs. Output Frequency Range Selection

SEL1	SEL0	Crystal Multiplier (N)	R_{SET}	R_S	C_S	C_P	Loop Bandwidth (-3dB point)	Damping Factor
0	0	2592	180 k Ω	820 k Ω	0.47 μ F	1.8 nF	11.2 Hz	3.00
0	1	2430	120 k Ω	560 k Ω	0.68 μ F	3.3 nF	11.8 Hz	2.97
1	0	1728	330 k Ω	680 k Ω	0.68 μ F	3.9 nF	11.5 Hz	3.17
1	1	1716	330 k Ω	680 k Ω	0.68 μ F	3.9 nF	11.5 Hz	3.18
M	0	128	120 k Ω	330 k Ω	1 μ F	3.3 nF	14.5 Hz	3.16
M	1	1	1 M Ω	22 k Ω	1 μ F	3.3 nF	204.2 Hz	3.08

Note: For SEL input pin programming: 0 = GND, 1 = VDD, M = Floating

A “normalized” PLL loop bandwidth may be calculated as follows:

$$NBW = \frac{R_S \times I_{CP} \times 345}{N}$$

The “normalized” bandwidth equation above does not take into account the effects of damping factor or the second pole. However, it does provide a useful approximation of filter performance.

The loop damping factor is calculated as follows:

$$\text{Damping Factor} = R_S \times \sqrt{\frac{375 \times I_{CP} \times C_S}{N}}$$

Where:

R_S = Value of resistor in loop filter (Ohms)

I_{CP} = Charge pump current (amps)

(refer to Charge Pump Current Table, below)

N = Crystal multiplier shown in the above

table

C_S = Value of capacitor C_1 in loop filter (Farads)

As a general rule, the following relationship should be maintained between components C_1 and C_2 in the loop filter:

$$C_P = \frac{C_S}{20}$$

Charge Pump Current Table

R_{SET}	Charge Pump Current (I_{CP})
1.4 M Ω	10 μ A
680 k Ω	20 μ A
540 k Ω	25 μ A
120 k Ω	100 μ A

Special considerations must be made in choosing loop components C_S and C_P . Series Termination Resistor


Clock output traces over one inch should use series termination. To series terminate a 50 Ω trace (a commonly used trace impedance), place a 33 Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20 Ω (The optional series termination resistor is not shown in the External Component Schematic.)

Decoupling Capacitors

As with any high-performance mixed-signal IC, the ICS2059-02 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01 μ F must be connected between each VDD and the PCB ground plane. To further guard against interfering system supply noise, the ICS2059-02 should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation.

Recommended Power Supply Connection for Optimal Device Performance



Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground, shown as C_L in the External Component Schematic. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device.

In most cases the load capacitors will not be required. They should not be stuffed on the prototype evaluation board as the indiscriminate use of these trim capacitors will typically cause more crystal centering error than their absence. If the need for the load capacitors is later determined, the values will fall within the 1-4 pf range. The need for, and value of, these trim capacitors can only be determined at prototype evaluation. Please refer to MAN05 for the procedure to determine the component values.

PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed. Please also refer to the Recommended PCB Layout drawing on page 7.

1) Each $0.01\mu\text{F}$ decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB

trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.

2) The loop filter components must also be placed close to the CHGP and VIN pins. C_P should be closest to the device. Coupling of noise from other system signal traces should be minimized by keeping traces short and away from active signal traces. Use of vias should be avoided.

3) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.


4) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output.

5) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS2059-02. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

The IDT Applications Note MAN05 may also be referenced for additional suggestions on layout of the crystal section.

Recommended PCB Layout

For minimum output clock jitter, device VDD connections should be made to common bulk decoupling device (see text).



For minimum output clock jitter, remove ground and power plane within this entire area. Also route all other traces away from this area.

Legend:

(G) = Ground Connection

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS2059-02. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125° C
Soldering Temperature	260° C

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.15	+3.3	+3.45	V

DC Electrical Characteristics

Unless stated otherwise, **VDD = 3.3 V ±5%**, Ambient Temperature -40 to +85°C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	VDD		3.15	3.3	3.45	V
Supply Current	IDD	Clock outputs unloaded, VDD = 3.3 V		10	15	mA
Input High Voltage, SEL1	V _{IH}		VDD-0.5			V
Input Low Voltage, SEL1	V _{IL}				0.5	V
Input High Voltage, ISEL, SEL0	V _{IH}		2			V
Input Low Voltage, ISEL, SEL0	V _{IL}				0.8	V
Input High Voltage, ICLK1, 2	V _{IH}		VDD/2+1			V
Input Low Voltage, ICLK1, 2	V _{IL}				VDD/2-1	V
Input High Current	I _{IH}	V _{IH} = VDD	-10		+10	μA
Input Low Current	I _{IL}	V _{IL} = 0	-10		+10	μA
Input Capacitance, except X1	C _{IN}			7		pF
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -4 mA	VDD-0.4			V
Output High Voltage	V _{OH}	I _{OH} = -8 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 8 mA			0.4	V
Short Circuit Current	I _{OS}			±50		mA
VIN, VCXO Control Voltage	V _{XC}		0		VDD	V
Nominal Output Impedance	Z _{OUT}			20		Ω

AC Electrical Characteristics

Unless stated otherwise, $V_{DD} = 3.3\text{ V} \pm 5\%$, Ambient Temperature -40 to $+85^\circ\text{C}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
VCXO Crystal Pull Range	f_{XP}	Using recommended crystal	-115		+115	ppm
VCXO Crystal Nominal Frequency	f_X		8.5		27	MHz
Input Jitter Tolerance	t_{ji}				0.4	UI
Input pulse width (1)	t_{pi}		10			ns
Output Frequency Error	F_{OUT}	ICLK = 0 ppm error	0	0	0	ppm
Output Duty Cycle (% high time)	t_{OD}	Measured at $V_{DD}/2$, $C_L=15\text{ pF}$	40		60	%
Output Rise Time	t_{OR}	0.8 to 2.0V, $C_L=15\text{ pF}$			1.5	ns
Output Fall Time	t_{OF}	2.0 to 0.8 V, $C_L=15\text{ pF}$			1.5	ns
Skew, Input to Output Clock	t_{IO}	27 MHz output, rising edges, $C_L=15\text{ pF}$	-5		+5	ns
Cycle Jitter (short term jitter)	t_{ja}			150		ps p-p
Timing Jitter, Filtered 500 Hz-1.3 MHz (OC-3)	t_{jf}			210		ps p-p
Timing Jitter, Filtered 65 kHz-1.3 MHz (OC-3)	t_{jf}			150		ps p-p


Note 1: Minimum high or low time of input clock.

Thermal Characteristics


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		78		$^\circ\text{C/W}$
	θ_{JA}	1 m/s air flow		70		$^\circ\text{C/W}$
	θ_{JA}	3 m/s air flow		68		$^\circ\text{C/W}$
Thermal Resistance Junction to Case	θ_{JC}			37		$^\circ\text{C/W}$

Package Outline and Package Dimensions (16-pin TSSOP, 173 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	--	1.20	--	0.047
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.032	0.041
b	0.19	0.30	0.007	0.012
C	0.09	0.20	0.0035	0.008
D	4.90	5.1	0.193	0.201
E	6.40 BASIC		0.252 BASIC	
E1	4.30	4.50	0.169	0.177
e	0.65 Basic		0.0256 Basic	
L	0.45	0.75	0.018	0.030
α	0°	8°	0°	8°
aaa	--	0.10	--	0.004



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
2059GI-02LFT	2059GI02L	Tubes	16-pin TSSOP	-40 to +85° C
2059GI-02LFT	2059GI02L	Tape and Reel	16-pin TSSOP	-40 to +85° C

Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History

Rev.	Originator	Date	Description of Change
A	P.Griffith	11/19/04	New device/datasheet. Change proposal number from 4MPG019 to ICS2059-02. Move from Advance to Preliminary.
B	P.Griffith	11/29/04	Updated values for "Loop Bandwidth" and "Damping Factor" in "Recommended Loop Filter Values vs Output Frequency Range Selection" table;
C	P.Griffith	03/16/05	Released to Final and standard, general purpose device.
D	R.W.	08/11/09	Added EOL note for non-green parts per PDN U-09-01.
E	R.W.	05/13/10	Removed EOL note for non-green parts per PDN U-09-01.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.