DATA SHEET


## **General Description**

The 8745B-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745B-21 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clock. The PLL SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

#### **Features**

- One differential LVDS output designed to meet or exceed the requirements of ANSI TIA/EIA-644 One differential feedback output pair
- Differential CLK, nCLK input pair
- CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Output frequency range: 31.25MHz to 700MHz
- Input frequency range: 31.25MHz to 700MHz
- VCO range: 250MHz to 700MHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
- Cycle-to-cycle jitter: 30ps (maximum)
- Output skew: 35ps (maximum)
- Static phase offset: 25ps ± 125ps
- Full 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# **Block Diagram**



# **Pin Assignment**

CLK□	1	20	□SEL1
nCLK□	2	19	□SEL0
MR□	3	18	□Vdd
nFB_IN	4	17	PLL_SEL
FB_IN□	5	16	□Vdda
SEL2□	6	15	□ SEL3
Vddo□	7	14	□GND
nQFB□	8	13	□Q
QFB□	9	12	□nQ
GND□	10	11	☐ Vddo

8745B-21

20-Lead SOIC 7.5mm x 12.8mm x 2.3mm package body **M Package Top View** 



**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true output Q to go low and the inverted output nQ to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
4	nFBIN	Input	Pullup	Inverting differential feedback input to phase detector for regenerating clocks with "Zero Delay."
5	FBIN	Input	Pulldown	Non-inverted differential feedback input to phase detector for regenerating clocks with "Zero Delay."
6, 15, 19, 20	SEL2, SEL3, SEL0 SEL1	Input	Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTL interface levels.
7, 11	$V_{DDO}$	Power		Output supply pins.
8, 9	nQFB/QFB	Output		Differential feedback output pair. LVDS interface levels.
10, 14	GND	Power		Power supply ground.
12, 13	nQ/Q	Output		Differential output pair. LVDS interface levels.
16	$V_{DDA}$	Power		Analog supply pin.
17	PLL_SEL	Input	Pullup	PLL select. Selects between the PLL and reference clock as the input to the dividers. When LOW, selects reference clock. LVCMOS/LVTTL interface levels.
18	$V_{DD}$	Power		Core supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



## **Function Tables**

**Table 3A. Control Input Function Table** 

			Inputs		Outputs PLL_SEL = 1 PLL Enable Mode
SEL3	SEL2	SEL1	SEL0	Reference Frequency Range (MHz)*	Q, nQ
0	0	0	0	250 - 700	÷1
0	0	0	1	125 - 350	÷1
0	0	1	0	62.5 - 175	÷1
0	0	1	1	31.25 - 87.5	÷1
0	1	0	0	250 - 700	÷2
0	1	0	1	125 - 350	÷2
0	1	1	0	62.5 - 175	÷2
0	1	1	1	250 - 700	÷4
1	0	0	0	125 - 350	÷4
1	0	0	1	250 - 700	÷8
1	0	1	0	125 - 350	x2
1	0	1	1	62.5 - 175	x2
1	1	0	0	31.25 - 87.5	x2
1	1	0	1	62.5 - 175	x4
1	1	1	0	31.25 - 87.5	x4
1	1	1	1	31.25 - 87.5	x8

<sup>\*</sup>NOTE: VCO frequency range for all configurations above is 250MHz to 700MHz.



Table 3B. PLL Bypass Function Table

	Inp		Outputs PLL_SEL = 0 PLL Bypass Mode	
SEL3	SEL2	SEL1	SEL0	Q, nQ
0	0	0	0	÷4
0	0	0	1	÷4
0	0	1	0	÷4
0	0	1	1	÷8
0	1	0	0	÷8
0	1	0	1	÷8
0	1	1	0	÷16
0	1	1	1	÷16
1	0	0	0	÷32
1	0	0	1	÷64
1	0	1	0	÷2
1	0	1	1	÷2
1	1	0	0	÷4
1	1	0	1	÷1
1	1	1	0	÷2
1	1	1	1	÷1



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	46.2°C/W (0 Ifpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. LVDS Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				125	mA
I <sub>DDA</sub>	Analog Supply Current				17	mA
I <sub>DDO</sub>	Output Supply Current				59	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
		SEL[0:3], MR	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
l IH	Input High Current	PLL_SEL	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Innut I au Cumant	SEL[0:3], MR	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μΑ
I <sub>IL</sub> Input Low Curre	Input Low Current	PLL_SEL	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ



Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%, T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK, FB_IN	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I IH	Input High Current	nCLK, nFB_IN	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
l location Commit	CLK, FB_IN	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA	
IIL.	Input Low Current	nCLK, nFB_IN	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input \	/oltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> – 0.85	V

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V. NOTE 2: Common mode input voltage is defined as  $V_{\rm IH}$ .

# Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%, \, T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		320	440	550	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			0	50	mV
V <sub>OS</sub>	Offset Voltage		1.05	1.2	1.35	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				25	mV

# Table 5. Input Frequency Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%, T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
E	Input Frequency	CLK. nCLK	PLL_SEL = 1	31.25		700	μΑ
F <sub>IN</sub>	input Frequency	OLK, HOLK	PLL_SEL = 0			700	V



## **AC Electrical Characteristics**

Table 6. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				700	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	PLL_SEL = 0V, $f \le 700MHz$	3.1	3.4	4.0	ns
tsk(Ø)	Static Phase Offset; NOTE 2, 5	PLL_SEL = 3.3V	-100	25	150	ps
tsk(o)	Output Skew; NOTE 3, 5				35	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 5, 6				30	ps
<i>t</i> jit(θ)	Phase Jitter; NOTE 4, 5, 6				±52	ps
t <sub>L</sub>	PLL Lock Time				1	ms
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time; NOTE 7	20% to 80%	200		700	ps
odc	Output Duty Cycle		46	50	54	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal across all conditions, when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 4: Phase jitter is dependent on the input source used.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Characterized at VCO frequency of 622MHz.


NOTE 7: Measured from the 20% to 80% points. Guaranteed by characterization. Not production tested.




## **Parameter Measurement Information**




3.3V LVDS Output Load AC Test Circuit




**Phase Jitter and Static Phase Offset** 




**Cycle-to-Cycle Jitter** 



**Differential Input Level** 




**Output Skew** 




**Output Rise/Fall Time** 




# **Parameter Measurement Information, continued**






## **Output Duty Cycle**



**Propagation Delay** 



Offset Voltage Setup

**Differential Output Voltage Setup** 



# **Application Information**

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 8745B-21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD_i}$   $V_{DDA}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu F$  bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

#### Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.





Figure 2. Single-Ended Signal Driving Differential Input



## **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3F show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.



3A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver




Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 3F. CLK/nCLK Input Driven by a 2.5V SSTL Driver



## **Recommendations for Unused Input and Output Pins**

## Inputs:

#### **LVCMOS Control Pins:**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **CLK/nCLK Input**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

## **Outputs:**

### **LVDS Output**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, we recommend that there is no trace attached.

#### 3.3V LVDS Driver Termination

A general LVDS interface is shown in Figure 4. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near the receiver input. For a multiple

LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




Figure 4. Typical LVDS Driver Termination



## **Schematic Example**

The schematic of the 8745B-21 layout example is shown in *Figure 5A*. The 8745B-21 recommended PCB board layout for this example is shown in *Figure 5B*. This layout example is used as a general

guideline. The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




Figure 5A. 8745B-21 LVDS Zero Delay Buffer Schematic Example



The following component footprints are used in this layout example.

All the resistors and capacitors are size 0603.

#### **Power and Grounding**

Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\rm DDA}$  pin as possible.

#### **Clock Traces and Termination**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be

restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential  $50\Omega$  output traces should have the same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces.
   Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.




Figure 5B. PCB Board Layout for 8745B-21



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 8745B-21. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8745B-21 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* (I<sub>DD MAX</sub> + I<sub>DDA MAX</sub>) = 3.465V \* (125mA + 17mA) = 492mW
- Power (outputs)<sub>MAX</sub> = V<sub>DDO\_MAX</sub> \* I<sub>DDO\_MAX</sub> = 3.465V \* 59mA = 204mW

Total Power $_{MAX} = 492 \text{mW} + 204 \text{mW} = 696 \text{mW}$ 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 39.7°C/W per Table 7below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.696\text{W} * 39.7^{\circ}\text{C/W} = 97.6^{\circ}\text{C}$ . This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance  $\theta_{JA}$  for 20 Lead SOIC, Forced Convection

$\theta_{JA}$ vs. Air Flow				
Linear Feet per Minute	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W	
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.				



## **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 20 Lead SOIC


$\theta_{JA}$ vs. Air Flow				
Linear Feet per Minute	0	200	500	
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W	
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W	
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.				


### **Transistor Count**

The transistor count for 8745B-21 is: 2772

# **Package Outline and Package Dimensions**

Package Outline - M Suffix for 20 Lead SOIC





Reference Document: JEDEC Publication 95, MS-013, MS-119

Table 9. Package Dimensions for 20 Lead SOIC

300 Millimeters All Dimensions in Millimeters				
Symbol	Symbol Minimum Maximu			
N	20			
Α		2.65		
A1	0.10			
A2	2.05	2.55		
В	0.33	0.51		
С	0.18	0.32		
D	12.60	13.00		
E	7.40	7.60		
е	1.27	1.27 Basic		
Н	10.00	10.65		
h	0.25	0.75		
L	0.40	1.27		
α	0°	7°		



# **Ordering Information**

## **Table 10. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8745BM-21LF	ICS8745BM-21LF	"Lead-Free" 20 Lead SOIC	Tube	0°C to 70°C
8745BM-21LFT	ICS8745BM-21LF	"Lead-Free" 20 Lead SOIC	1000 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T4D	5	LVDS DC Characteristics Table - modified VOS 0.90V min. to 1.05V min, 1.15V typical to 1.2V typical, and 1.4V max. to 1.35V max.	
В	Т9	1 14	Added Lead-Free bullet. Ordering Information Table - added Lead-Free part and note.	12/2/04
С	Т6	7 12 15	AC Characteristics Table - changed t <sub>PD</sub> max limit from 3.7ns to 4.0ns. Added Recommendations for Unused Input & Output Pins. Added Power Considerations section. Updated format throughout the datasheet.	4/17/07
D	T4C T6 T10	1 6 7 10 11 17	Pin Assignment - corrected lineup of pin names. Differential DC Characteristics Table - updated NOTES. AC Characteristics Table - added thermal note. Power Supply Filtering Technique - updated paragraph. Updated Differential Clock Input Interface. Ordering Information Table - added "LF" marking. Deleted "ICS" prefix in Part/Order number column. Updated Header/Footer of datasheet.	1/25/10
D	T10	17	Ordering Information - Removed leaded Devices - PDN CQ-13-02 Updated Datasheet format	2/17/15



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.