


METER-BUS TRANSCEIVER

SSP721A

General Description

SSP721A is a single chip transceiver developed for Meter-Bus standard (EN1434-3, EN13757) applications.

The SSP721A interface circuit adjusts the different potentials between a slave system and the Meter- Bus master. The connection to the bus is polarity independent and supports full galvanic slave isolation with optocouplers. The circuit is supplied by the master via the bus. Therefore, this circuit offers no additional load for the slave battery. A power-fail function is integrated. The receiver has dynamic level recognition, and the transmitter has a programmable current sink. A 3.3V voltage regulator, with power reserve for a delayed switch off at bus fault, is integrated.



Features

- Meter-Bus Transceiver (for Slave) Meets Standard EN1434-3、EN13757
- Receiver Logic With Dynamic Level Recognition
- Adjustable Constant-Current Sink via Resistor
- Polarity Independent
- Power-Fail Function
- Module Supply Voltage Switch
- 3.3-V Constant Voltage Source
- Remote Powering
- Up to 9600 Baud in Half Duplex for UART Protocol
- Support multiple slave power supply modes
- Slave Power Support:
- Supply From Meter-Bus via Output VDD;
- Supply From Meter-Bus via Output VDD or From Backup Battery;
- Supply From Battery, Meter-Bus Active for Data Transmission Only;
- SOP-16 Package




Applications

- M-BUS remote meter reading slave station
- M-BUS security slave station
- M-BUS smart home slave station

Order specification

Part No	Package	Manner of Packing	Devices per bag/reel
SSP721A	SOP-16	Reel	2500

Block Diagram and Pin Arrangement Diagram





Pin Assignment

Pin No.	Pin Name	Description
1	BUSL2	Meter-Bus 2
2	VB	Differential bus voltage after rectifier
3	STC	Support capacitor
4	RIDD	Current adjustment input
5	PF	Power fail output
6	SC	Sampling capacitor
7	TXI	Data output inverted
8	TX	Data output
9	BAT	Logic level adjust
10	VS	Switch for bus or battery supply output
11	VDD	Voltage regulator output
12	RX	Data input
13	RXI	Data input inverted
14	RIS	Adjust input for modulation current
15	GND	Ground
16	BUSL1	Meter-Bus 1

Absolute Maximum Ratings

Unless specified otherwise, $T_A=25^{\circ}C$

	Parameter	Symbol	Value	Unit
Bus vol	tage(BUSL2-BUSL1)	VMB	±50	V
In must walte as	Data input	RX	-0.3~5.5	V
Input voltage	Data input inverted	RXI	-0.3~5.5	V
range	Logic level adjust	BAT	-0.3~5.5	V
Operating ju	inction temperature range	TJ	-25~150	°C
Operating f	ree-air temperature range	T _A	-25~85	°C
Storage temperature range		T _{STG}	-65~150	°C
Power derating	g factor, junction to ambient		8	mW/°C



Recommended	Operating	Conditions ⁽¹⁾
-------------	-----------	---------------------------

Parameter		Symbol	Min	Max	Unit
Bus voltage	Receiver	V	10.8	42	v
(BUSL2-BUSL1)	Transmitter	V_{MB}	12	42	v
Input voltage V ₁		VB (receive mode)	9.3		v
		BAT ⁽²⁾	2.5	3.8	
RIDD resistor		R _{RIDD}	13	80	KΩ
RIS resistor		R _{RIS}	100		Ω
Operating free-air temperature		T _A	-25	80	°C

Note 1: All voltage values are measured with respect to the GND terminal unless otherwise noted.

Note 2: VBAT(max) \leq VSTA-1V.

Electrical Characteristics⁽¹⁾

Symbol	Parameter	Test Conditions		Min	Тур	Мах	Unit
$ riangle V_{BR}$	Voltage drop at rectifier BR	IE	_{US} =3mA			1.5	V
$\triangle V_{CS1}$	Voltage drop at current source CS1	R _R	_{IDD} =13kΩ			1.8	V
I _{BUS}	BUS current	V _{STC} =6.5V	$R_{RIDD}=13k\Omega$			3	mA
1802	Des current	I _{MC} =0mA	$R_{RIDD}=30k\Omega$			1.5	mA
$ riangle I_{BUS}$	BUS current accuracy		0V, I_{MC} =0mA, p_D =13 \sim 30k Ω			2	%
I _{CC}	Supply current	V_{STC} =6.5V, I_{MC} =0mA, V_{BAT} =3.8V, R_{RIDD} =13k $\Omega^{(2)}$				650	μΑ
I _{CI1}	CI1current	$V_{STC}=6.5V, I_{MC}=0mA,$ $V_{BAT}=3.8V, R_{RIDD}=13k\Omega,$ $V_{BUS}=6.5V, RX/RXI=off^{(2)}$				350	μΑ
I _{BAT}	BAT current	V	_{BAT} =3.8V	-0.5		0.5	μΑ
I _{BAT} =I _{VDD}	BAT plus VDD current	V _{BUS} =	0V, V _{STC} =0V	-0.5		0.5	μΑ
V_{VDD}	VDD voltage	-I _{VDD} =11	nA, V _{STC} =6.5V	3.1		3.4	V
$R_{\rm VDD}$	VDD resistance	$-I_{VDD}=2\sim 8mA, V_{STC}=4.5V$				5	Ω
		V _{DD} =	=on, VS=on	5.6		6.4	
V _{CTC}	STC voltage	V _{DD} =	off, VS=off	3.8		4.3	V
		$I_{VDD} < I_{STC_{USE}}$		6.5		7.5	
тт	STC arrows t	V _5V	$R_{RIDD}=13k\Omega$	1.85		2.4	
I _{STC} _U _{SE}	STC current V	V _{STC} =5V	$R_{RIDD}=30k\Omega$	0.65		1.1	mA
V _{RIDD}	RIDD voltage	R _R	$_{\text{IDD}}=30\mathrm{k}\Omega$	1.23		1.33	V



V _{VS}	VS voltage	V _{DD} =on, I _{VS} =-5µA		V _{BAC} -0.4	VBAC	V
Rvs	VS resistance		V _{DD} =off	0.3	1	MΩ
			$V_{VB}=V_{STC}+0.8V,$ $I_{PF}=-100\mu A$	V _{BAT} -0.6	V _{BAT}	
V _{PF}	PF voltage	V_{STC} =6.5V	$V_{VB}=V_{STC}+0.3V,$ $I_{PF}=1\mu A$	0	0.6	V
			$V_{VB}=V_{SC}+0.3V,$ $I_{PF}=5\mu A$	0	0.9	
t _{on}	Turn-on time	C _{STC} =50μF, Bus voltage slew rate: 1V/μs			3	s

Note 1: All voltage values are measured with respect to the GND terminal, unless otherwise noted.

Note 2: Inputs RX/RXI and outputs TX/TXI are open, $I_{\rm CC}{=}I_{\rm CI1}{+}I_{\rm CI2.}$

Receiver Section Electrical Characteristics⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VT		See Figure 1	MARK-8.2		MARK-5.7	V
V _{SC}	SC voltage				VVB	V
I _{SC_charge}	SC charge current	V _{SC} =24V,V _{VB} =36V	-15		-40	μΑ
I _{SC_discharge}	SC discharge current	V _{SC} =V _{VB} =24V	0.3		-0.033×I _{SC_char}	μΑ
V _{OH}	TX/TXI High-level output voltage	I _{TX} /I _{TXI} =-100μA	V _{BAT} -0.6		V _{BAT}	V
	TX/TXI	$I_{TX}/I_{TXI}=100\mu A$	0		0.5	
Vol	Low-level output voltage	I _{TX} =1.1mA	0		1.5	V
I _{TX} /I _{TXI}	TX/TXI current	V _{TX} =7.5V,V _{VB} =12V, V _{STC} =6V,V _{BAT} =3.8V			10	μΑ

Note: All voltage values are measured with respect to the GND terminal, unless otherwise noted.

Transmitter Section Electrical Characteristics⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I _{MC}	MC current	$R_{RIS}=100\Omega$	11.5		19.5	mA
		$R_{RIS}=100\Omega$	1.4		1.7	X 7
V _{RIS}	RIS voltage	$R_{RIS}=1k\Omega$	1.5		1.8	V
V _{IH}	RX/RXI High-level input	See Figure 2 ⁽²⁾	V _{BAT} -0.8		5.5	V



	voltage				
V _{IL}	RX/RXI Low-level input voltage	See Figure 2	0	0.8	V
т	RX current	$V_{RX}=V_{BAT}=3V,$ $V_{VB}=V_{STC}=0V$	-0.5	0.5	
I _{RX}		$V_{RX}=0, V_{BAT}=3V,$ $V_{STC}=6.5V$	-10	-40	μA
	RXI current	$V_{RXI}=V_{BAT}=3V,$ $V_{VB}=V_{STC}=0V$	10	40	
I _{RXI}		V _{RXI} =V _{BAT} =3V, V _{STC} =6.5V	10	40	μA

Note 1: All voltage values are measured with respect to the GND terminal, unless otherwise noted. Note 2: VIH(max) = 5.5 V is valid only when VSTC > 6.5 V.

Functional specifications

Data Transmission, Master to Slave

The transmission of signals from the master station to the slave station is accomplished through bus voltage modulation. The mark level on the bus lines $V_{BUS} = MARK$ is defined by the difference of BUSL1 and BUSL2 at the slave. It is dependent on the distance of Master to Slave, which affects the voltage drop on the wire. To make the receiver independent, a dynamic reference level on the SC pin is used for the voltage comparator TC3 (see Figure 1).




Figure 1. Data Transmission, Master to Slave

A capacitor C_{SC} at pin SC is charged by a current $I_{SCcharge}$ and is discharged with a current $I_{SCdischarge}$ where:

$$I_{SCdischarge} = I_{SCcharge}/40(typ)$$

This ratio is necessary to run any kind of UART protocol independent of the data contents. (for example, if an11-bit UART protocol is transmitted with all data bits at 0 and only the stop bit at



1). There must be sufficient time to recharge the capacitor C_{SC} . The input level detector TC3 detects voltage modulations from the master, $V_{BUS} = SPACE/MARK$ conditions, and switches the inverted output TXI and the non-inverted output TX.

Data Transmission, Slave to Master

The device uses current modulation to transmit information from the slave to the master while the bus voltage remains constant. The current source CS3 modulates the bus current and the master detects the modulation. The constant current source CS3 is controlled by the inverted input RXI or the non-inverted input RX. The current source CS3 can be programmed by an external resistor R_{RIS} . The modulation supply current I_{MS} flows in addition to the current source CS3 during the modulation time.(see Figure 2)





Figure 2. Data Transmission, Slave to Master

Because the SSP721A is configured for half-duplex only, the current modulation from RX or RXI is repeated concurrently as ECHO on the outputs TX and TXI. If the slave, as well as the master, is trying to send information via the lines, the added signals appear on the outputs TX and TXI, which indicates the data collision to the slave(see Functional Schematic). The bus topology requires a constant current consumption by each connected slave. To calculate the value of the programming resistor R_{RIS} , use the formula shown in Figure 3.



$$\begin{split} R_{RIS} = &V_{RIS}/I_{CS3} = V_{RIS}/(I_{MC}\text{-}I_{MS}) \\ V_{RIS} = &Voltage \text{ on pin RIS} \end{split}$$

 $R_{RIS} = Programming resistor$

 $I_{CS3} = Programmable current$

 I_{MC} = Modulation current



IMS = Modulation supply current (220 μ A typ)

Figure 3. Calculate Programming Resistor RRIS

Slave Supply

The SSP721A has an internal 3.3V voltage regulator. The output power of this voltage regulator is supplied by the storage capacitor C_{STC} at pin STC. The storage capacitor C_{STC} at pin STC is charged with constant current I_{STC_use} from the current source CS1. The maximum capacitor voltage is limited to REF1. The charge current I_{STC} has to be defined by an external resistor at pin RIDD.

The adjustment resistor RRIDD can be calculated using Equation:

 $R_{RIID} = 25 V_{RIDD} / I_{STC} = 25 V_{RIDD} / (I_{STC_use} + I_{IC1})$

Where,

 I_{STC} = current from current source CS1

 I_{STC_use} = charge current for support capacitor

 I_{C1} = internal current

 V_{RIDD} = voltage on pin RIDD

 R_{RIDD} = value of adjustment resistor

The voltage level of the storage capacitor C_{STC} is monitored with comparator TC1. Once the voltage V_{STC} reaches V_{VDD_on} , the switch S_{VDD} connects the stabilized voltage V_{VDD} to pin VDD. VDD is turned off if the voltage VSTC drops below the V_{VDD_off} level.

Voltage variations on the capacitor C_{STC} create bus current changes (see Figure 4).




Figure 4. Single Mode Bus Load

At a bus fault the shut down time of VDD (t_{off}) in which data storage can be performed depends on the system current I_{VDD} and the value of capacitor C_{STC}. See Figure 5, which shows a correlation between the shutdown of the bus voltage V_{BUS} and V_{DD_off} and t_{off} for dimensioning the capacitor.

The output VS is meant for slave systems that are driven by the bus energy, as well as from a battery should the bus line voltage fail. The switching of VS is synchronized with VDD and is controlled by the comparator TC1. An external transistor at the output VS allows switching from the Meter-Bus remote supply to battery.



Power On/Off





Figure 5. Power On/Off Timing

Power Fail Function

Because of the rectifier bridge BR at the input, BUSL1, and BUSL2, the SSP721A is polarity independent. The pin VB to ground (GND) delivers the bus voltage V_{VB} less the voltage drop over the rectifier BR. The voltage comparator TC2 monitors the bus voltage. If the voltage $V_{VB} > V_{STC} + 0.6$ V, then the output PF = 1. The output level PF = 0 (power fail) provides a warning of a critical voltage drop to the micro-controller to save the data immediately.




Basic Application Circuit



$R_{RIDD}=30K\Omega$	$C_{STC} \leq 220 uF$	Single load 1UL
$R_{RIDD}=13K\Omega$	$C_{\text{STC}} \! \leq \! 470 u F$	Double load 2UL

NOTE: Transistor T1 should be a BSS84.

Basic Application Circuit for Supply From Battery




Meter-Bus

C _{SSC}	system stabilising	R _{RIDD}	slave-current adjustment
	capacitor		resistor
C _{STC}	support capacitor	R _{RIS}	modulation-current resistor
C _{SC}	sampling capacitor	RL1 RL2	protection resistors
C _{VDD}	stabilising capacitor	R_{1oad}	discharge resistor


Note: $C_{STC}:C_{VDD} \ge 4:1$



Basic Applications for Different Supply Modes




Basic Optocoupler Application





Package Information (SOP-16)





Special Instructions

The company reserves the right of final interpretation of this specification.

Version Change Description

Version: V1.1	Author: Siyuan Wu	Time: 2021.8.23
Modify the record:		
1. Re-typesetting the manual and checking some data		

Statement

The information in the usage specification is correct at the time of publication, Shanghai Siproin Microelectronics Co. has the right to change and interpret the specification, and reserves the right to modify the product without prior notice. Users can obtain the latest version information from our official website or other effective channels before confirmation, and verify whether the relevant information is complete and up to date.

With any semiconductor product, there is a certain possibility of failure or failure under certain conditions. The buyer is responsible for complying with safety standards and taking safety measures when using the product for system design and complete machine manufacturing. The product is not authorized to be used as a critical component in life-saving or life-sustaining products or systems, in order to avoid potential failure risks that may cause personal injury or property loss.