HARRIS SEMICONDUCTOR

IRF230, IRF231, IRF232, IRF233

8.0A and 9.0A, 150V and 200V, 0.4 and 0.6 Ohm, N-Channel Power MOSFETs

October 1997

Features

- 8.0A and 9.0A, 150V and 200V
- $r_{DS(ON)}$ = 0.4Ω and 0.6Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF230	TO-204AA	IRF230
IRF231	TO-204AA	IRF231
IRF232	TO-204AA	IRF232
IRF233	TO-204AA	IRF233

NOTE: When ordering, use the entire part number.

Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17412.

Symbol



Packaging

JEDEC TO-204AA



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures.

File Number **1568.2**

Absolute Maximum Ratings $T_C = 25^oC$, Unless Otherwise Specified

	IRF230	IRF231	IRF232	IRF233	UNITS
Drain to Source Breakdown Voltage (Note 1) ..... V_{DS}	200	150	200	150	V
Drain to Gate Voltage (R_{GS} = 20kΩ) (Note 1) ..... V_{DGR}	200	150	200	150	V
Continuous Drain Current ..... I_D	9.0	9.0	8.0	8.0	A
$T_C = 100^oC$ ..... I_D	6.0	6.0	5.0	5.0	A
Pulsed Drain Current (Note 3) ..... I_{DM}	36	36	32	32	A
Gate to Source Voltage ..... V_{GS}	±20	±20	±20	±20	V
Maximum Power Dissipation ..... P_D	75	75	75	75	W
Linear Derating Factor	0.6	0.6	0.6	0.6	W/^{o}C
Single Pulse Avalanche Energy Rating (Note 4) ..... E_{AS}	150	150	150	150	mJ
Operating and Storage Temperature ..... T_J, T_{STG}	-55 to 150	-55 to 150	-55 to 150	-55 to 150	^{o}C
Maximum Temperature for Soldering					
Leads at 0.063in (1.6mm) from Case for 10s ..... T_L	300	300	300	300	^{o}C
Package Body for 10s, See Techbrief 334 ..... T_{pkg}	260	260	260	260	^{o}C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^oC$ to $T_J = 125^oC$.

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	I_D = 250μA, V_{GS} = 0V, (Figure 10)				
IRF230, IRF232			200	-	-	V
IRF231, IRF233			150	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, I_D = 250μA	2.0	-	4.0	V
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = Rated BV_{DSS}, V_{GS} = 0V	-	-	25	μA
		V_{DS} = 0.8 x Rated BV_{DSS}, V_{GS} = 0V, $T_J = 125^oC$	-	-	250	μA
On-State Drain Current (Note 2)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}$, V_{GS} = 10V				
IRF230, IRF231			9.0	-	-	A
IRF232, IRF233			8.0	-	-	A
Drain to Source On Resistance (Note 2)	$r_{DS(ON)}$	I_D = 5A, V_{GS} = 10V, (Figure 8, 9)				
IRF230, IRF231			-	0.25	0.4	Ω
IRF232, IRF233			-	0.4	0.6	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} \geq 50V$, I_D = 5A, (Figure 12)	3.0	4.8	-	S
Turn-On Delay Time	$t_{d(ON)}$	V_{DD} = 90V, $I_D \approx 5A$, R_G = 15Ω, R_L = 18Ω (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature	-	-	30	ns
Rise Time	t_r		-	-	50	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	50	ns
Fall Time	t_f		-	-	40	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(TOT)}$	V_{GS} = 10V, I_D = 12A, V_{DS} = 0.8V x Rated BV_{DSS}, $I_{g(REF)}$ = 1.5mA, (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature	-	19	30	nC
Gate to Source Charge	Q_{gs}		-	10	-	nC
Gate to Drain "Miller" Charge	Q_{gd}		-	9	-	nC

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Input Capacitance	C_{ISS}	V_{DS} = 25V, V_{GS} = 0V, f = 1MHz (Figure 11)		-	600	-	pF
Output Capacitance	C_{OSS}			-	250	-	pF
Reverse Transfer Capacitance	C_{RSS}			-	80	-	pF
Internal Drain Inductance	L_D	Measured Between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances 	-	5.0	-	nH
Internal Source Inductance	L_S	Measured From The Source Lead, 6mm (0.25in) From the Flange and the Source Bonding Pad		-	12.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1.6	$^oC/W$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	30	$^oC/W$

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode		-	-	9.0	A
Pulse Source to Drain Current (Note 3)	I_{SDM}			-	-	36	A
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^oC$, I_{SD} = 9.0A, V_{GS} = 0V, (Figure 13)		-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = 150^oC$, I_{SD} = 9.0A, dI_{SD}/dt = 100A/μs		-	450	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = 150^oC$, I_{SD} = 9.0A, dI_{SD}/dt = 100A/μs		-	3.0	-	μC

NOTES:

2. Pulse test: pulse width ≤ 300μs, duty cycle ≤ 2%.
3. Repetitive rating: pulse width limited by max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. V_{DD} = 20V, starting $T_J = 25^oC$, L = 3.37mH, R_G = 50Ω, peak I_{AS} = 9A. See Figures 15, 16.

Typical Performance Curves Unless Otherwise Specified



FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE



FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE



FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE



FIGURE 4. FORWARD BIAS SAFE OPERATING AREA



FIGURE 5. OUTPUT CHARACTERISTICS

Typical Performance Curves Unless Otherwise Specified (Continued)



FIGURE 6. SATURATION CHARACTERISTICS



FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of 2μs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT



FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE



FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

Typical Performance Curves Unless Otherwise Specified (Continued)



FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT



FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE



FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms



FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT



FIGURE 16. UNCLAMPED ENERGY WAVEFORMS



FIGURE 17. SWITCHING TIME TEST CIRCUIT



FIGURE 18. RESISTIVE SWITCHING WAVEFORM



FIGURE 19. GATE CHARGE TEST CIRCUIT



FIGURE 20. GATE CHARGE WAVEFORMS