

## **TP90H050WS**

## 900V GaN FET in TO-247 (source tab)

### **Preliminary Datasheet**

#### **Description**

The TP90H050WS 900V,  $50m\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

#### Related Literature


- ANOOOO: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs

### **Ordering Information**

Part Number	Package	Package Configuration
TP90H050WS	3 lead TO-247	Source


#### TP90H050WS TO-247 (top view)







**Cascode Schematic Symbol** 



**Cascode Device Structure** 

#### **Features**

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- · Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low Q<sub>RR</sub>
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

#### **Benefits**

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

#### **Applications**

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications				
V <sub>DS</sub> (V) min	900			
V <sub>(TR)DSS</sub> (V) max	1000			
$R_{DS(on)eff}(m\Omega)\;max^*$	63			
Q <sub>RR</sub> (nC) typ	145			
Q <sub>G</sub> (nC) typ	16			

<sup>\*</sup> Reflects both static and dynamic on-resistance; see Figures 14 and 15

Common Topology Power Recommendations				
CCM bridgeless totem-pole*	3087W max			
Hard-switched inverter**	3672W max			

Conditions: F<sub>SW</sub>=45kHz; T<sub>J</sub>=115°C; T<sub>HEATSINK</sub>=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

- VIN=230VAC; VOUT=390VDC
- $V_{IN}$ =380 $V_{DC}$ ;  $V_{OUT}$ =240 $V_{AC}$

**Absolute Maximum Ratings** ( $T_J$ =25 °C unless otherwise stated. All recommended current levels ( $I_{DM}$ ) are based on adequate heat sinking, ensuring  $T_J$ =150 °C)

Symbol	Parame	Limit Value	Unit	
	Continuous drain current @T <sub>C</sub> =25°C a		34	А
I <sub>D</sub>	Continuous drain current @T <sub>C</sub> =	=100°C a	22	А
I <sub>DM</sub>	Pulsed drain current (pulse wid	dth: 10µs)	150	А
di/dt <sub>RDMC</sub>	Reverse diode di/dt, repetitive	, b	1600	A/µs
I <sub>RDMC1</sub>	Reverse diode switching curre	nt, repetitive (dc) c	24	А
I <sub>RDMC2</sub>	Reverse diode switching curre	nt, repetitive (ac) c	28	А
di/dt <sub>RDMT</sub>	Reverse diode di/dt, transient	3000	A/µs	
I <sub>RDMT</sub>	Reverse diode switching current, transient		36	А
$V_{(TR)DSS}$	Transient drain to source voltage e		1000	V
V <sub>GSS</sub>	Gate to source voltage		±20	V
P <sub>D</sub>	Maximum power dissipation @	Maximum power dissipation @T <sub>C</sub> =25 °C		W
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature	Storage temperature		°C
T <sub>SOLD</sub>	Soldering peak temperature <sup>f</sup>		260	°C


#### Notes:


- a. For increased stability at high current operation, see Circuit Implementation on page 3
- b. Continuous switching operation
- c. Definitions: dc = dc to dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d.  $\leq$ 300 pulses in 1 second
- e. In off-state, spike duty cycle D<0.01, spike duration <1μs
- f. For 10 sec., 1.6mm from the case

#### **Thermal Resistance**

Symbol	Parameter	Typical	Unit
R <sub>OJC</sub>	Junction-to-case	1.05	°C/W
R <sub>OJA</sub>	Junction-to-ambient	40	°C/W

## **Circuit Implementation**





**Simplified Half-bridge Schematic** 

**Efficiency vs Output Power** 

Recommended gate drive: (0V, 12-14V) with  $R_{G(tot)}$  = 22-30 $\Omega$ , where  $R_{G(tot)}$  =  $R_G$  +  $R_{DRIVER}$ 

Required DC Link RC Snubber (RC <sub>DCL</sub> ) <sup>a</sup>		Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) <sup>b</sup>
	[10nF + 8Ω] x 2	100pF + 10Ω

#### Notes:

- a.  $RC_{DCL}$  should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of  $I_{RDMC1}$  or  $I_{RDMC2}$ )

## **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics						
$V_{(BL)DSS}$	Maximum drain-source voltage	900	_	_	V	V <sub>GS</sub> =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4.0	4.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA	
	Drain-source on-resistance <sup>a</sup>	_	50	63	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =22A	
R <sub>DS(on)eff</sub>		_	105	_		V <sub>GS</sub> =10V, I <sub>D</sub> =22A, T <sub>J</sub> =150°C	
	Drain to course leakage current	_	4	40	μA	V <sub>DS</sub> =900V, V <sub>GS</sub> =0V	
I <sub>DSS</sub>	Drain-to-source leakage current	_	15	_		V <sub>DS</sub> =900V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	_	_	100	4	V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	nA	V <sub>GS</sub> =-20V	
C <sub>ISS</sub>	Input capacitance	_	1000	_			
Coss	Output capacitance	_	115	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =600V, <i>f</i> =1MHz	
$C_{RSS}$	Reverse transfer capacitance	_	6	_			
C <sub>O(er)</sub>	Output capacitance, energy related b	_	150	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 600V	
$C_{O(tr)} \\$	Output capacitance, time related c	_	242	_	ρι		
Q <sub>G</sub>	Total gate charge	_	16	24			
Q <sub>GS</sub>	Gate-source charge	_	6	_	nC	V <sub>DS</sub> =600V, V <sub>GS</sub> =10V, I <sub>D</sub> =22A	
Q <sub>GD</sub>	Gate-drain charge	_	5	_			
Qoss	Output charge	_	130	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 600V	
$t_{D(on)}$	Turn-on delay	_	62	_			
t <sub>R</sub>	Rise time	_	11	_	ns	V <sub>DS</sub> =600V, V <sub>GS</sub> =10V, I <sub>D</sub> =22A	
t <sub>D(off)</sub>	Turn-off delay	_	60	_	113	$R_G=22\Omega$ , 4A driver	
t <sub>F</sub>	Fall time	_	10	_			
Reverse	Reverse Device Characteristics						
Is	Reverse current	_	_	22	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100 °C, ≤25% duty cycle	
$V_{SD}$	Reverse voltage a	_	21.8	2.3	V	V <sub>GS</sub> =0V, I <sub>S</sub> =22A	
VSD		_	1.3	1.7		V <sub>GS</sub> =0V, I <sub>S</sub> =11A	
t <sub>RR</sub>	Reverse recovery time	_	73	_	ns	I <sub>S</sub> =22A, V <sub>DD</sub> =600V,	
Q <sub>RR</sub>	Reverse recovery charge	_	145	_	nC	di/dt=1000A/µs	
	I.					1	

#### Notes:

- a. Reflects both static and dynamic on-resistance; dynamic on-resistance test setup and waveform; see Figures 14 and 15 for conditions
- b. Equivalent capacitance to give same stored energy from OV to 600V
- c. Equivalent capacitance to give same charging time from 0V to 600V

**Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>




Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>




Figure 3. Typical Transfer Characteristics  $V_{DS}$ =10V, parameter:  $T_J$ 




Figure 4. Normalized On-resistance  $I_D=22A, V_{GS}=8V$ 

## **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)




Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz




Figure 6. Typical Coss Stored Energy




Figure 7. Typical Qoss




Figure 8. Forward Characteristics of Rev. Diode  $I_S {=} f(V_{SD}), \ parameter {:}\ T_J$ 

**Typical Characteristics** ( $T_C$ =25 °C unless otherwise stated)





Figure 9. Power Dissipation

#### **Test Circuits and Waveforms**



**Figure 10. Switching Time Test Circuit** (see Circuit Implementation on page 3 for methods to ensure clean switching)




Figure 11. Switching Time Waveform




Figure 12. Diode Characteristics Test Circuit




Figure 13. Diode Recovery Waveform




Figure 14. Dynamic R<sub>DS(on)eff</sub> Test Circuit




Figure 15. Dynamic RDS(on)eff Waveform

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


### **GaN Design Resources**

The complete technical library of GaN design tools can be found at <a href="mailto:transphormusa.com/design">transphormusa.com/design</a>:

- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

#### Mechanical

#### 3 Lead TO-247 Package



## **Revision History**

Version	Date	Change(s)	
0	06/25/2019	Release preliminary datasheet	