


August 1991

N-Channel Power MOSFETs
Avalanche Energy Rated*
Features

- 1A and 0.8A, 80V - 100V
- $r_{DS(on)}$ = 0.6Ω and 0.8Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Package

Description

The IRFD110, IRFD111, IRFD112, and IRFD113 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD110R, IRFD111R, IRFD112R, and IRFD113R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

4

 N-CHANNEL
POWER MOSFETS

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE


Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRFD110 IRFD110R	IRFD111 IRFD111R	IRFD112 IRFD112R	IRFD113 IRFD113R	UNITS
Drain-Source Voltage (1)	V_{DS}	100	80	100	V
Drain-Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (1)	V_{DGR}	100	80	80	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D	1.0	1.0	0.8	A
Pulsed Drain Current	I_{DM}	8.0	8.0	6.4	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	8.0	8.0	6.4	A
(See Figure 14, $L = 100\mu\text{H}$)					
Single Pulse Avalanche Energy Rating (3)	E_{as}^*	19	19	19	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L	300	300	300	$^\circ\text{C}$
($0.063"$ (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 28.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.0\text{A}$. See Figure 15.

* R Suffix Types Only

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD110/112, IRFD110R/112R IRFD111/113, IRFD111R/113R	V_{BDSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	100	-	-	V
			80	-	-	V
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})} \text{ Max}, V_{GS} = 10\text{V}$	1.0	-	-	A
			0.8	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD110/111, IRFD110R/111R IRFD112/113, IRFD112R/113R	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 0.8\text{A}$	-	0.5	0.6	Ω
			-	0.6	0.8	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})} \text{ Max}, I_D = 0.8\text{A}$	0.8	1.2	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$	-	135	-	pF
Output Capacitance	C_{OSS}	See Figure 10	-	80	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	20	-	pF
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} \approx 0.5\text{BV}_{DS}, I_D = 1.0\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	10	20	ns
Rise Time	t_r		-	15	25	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$		-	15	25	ns
Fall Time	t_f		-	10	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10\text{V}, I_D = 1.0\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.0	nC
Gate-Source Charge	Q_{gs}		-	2.0	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	7.0	-	nC
Internal Drain Inductance	L_D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 	4.0	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 2.0mm (0.08") from package to source bonding pad.		6.0	-	nH
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	120	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	1.0	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	8.0	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 1.0\text{A}, V_{GS} = 0\text{V}$	-	-	2.5	V
Reverse Recovery Time	t_{rr}	$T_J = +150^\circ\text{C}, I_F = 1.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	100	-	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +150^\circ\text{C}, I_F = 1.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	0.2	-	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$ 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$ 3. $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 28.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 1.0\text{A}$. (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance Vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 – Breakdown Voltage Vs. Temperature




Fig. 8 – Normalized On-Resistance Vs. Temperature




Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 – Typical On-Resistance Vs. Drain Current




Fig. 12 – Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 15a - Unclamped Energy Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit