

650V SuperGaN® FET in TO-247 (source tab)

Description

The TP65H035G4WSQS 650V, 35 m Ω gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature


- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOO10: Paralleling GaN FETs


Ordering Information

Part Number	Package	Package Configuration
TP65H035G4WSQA	3 lead T0-247	Source

TP65H035G4WSQA T0-247 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- AEC-Q101 qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- · Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Automotive
- Datacom
- Broad industrial
- PV inverter
- Servo motor







Key Specifications		
V _{DSS} (V)	650	
V _{DSS(TR)} (V)*	800	
$R_{DS(on)eff}(m\Omega)$ max**	41	
Q _{RR} (nC) typ	150	
Q _G (nC) typ	22	

^{*}Pulse condition, see note on Page2

^{* *}Dynamic on-resistance; see Figures 19 and 20

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -	55°C to 175°C)	650	
V _{DSS(TR)}	Transient drain to source voltage a		800	V
V _{GSS}	Gate to source voltage		±20	
P _D	Maximum power dissipation @	Maximum power dissipation @T _C =25°C		W
I _D	Continuous drain current @Tc=25°C b		47.2	A
ID	Continuous drain current @Tc=100°C b		33.4	A
I _{DM}	Pulsed drain current (pulse wi	Pulsed drain current (pulse width: 10µs)		A
T _C	Operating temperature	Case	-55 to +175	°C
TJ	Operating temperature	Junction	-55 to +175	°C
Ts	Storage temperature		-55 to +175	°C
T _{SOLD}	Soldering peak temperature ^c		260	°C


Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <1µs, spike duration <30µs, nonrepetitive.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Typical	Unit
R _{OJC}	Junction-to-case	0.8	°C/W
R _{OJA}	Junction-to-ambient	40	°C/W

Circuit Implementation



Simplified Half-bridge Schematic

Layout Recommendations: (See also $\underline{\text{ANOOO9}}$) Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with R_G= 30Ω

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN})	
200 – 270Ω at 100MHz	$[4.7nF + 5\Omega] \times 2$	See note b and c below	

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. RC_{SN} is needed only if R_G is smaller than recommendations
- c. If required, please use $10\Omega+100$ pF

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V _{DSS(BL)}	Drain-source voltage	650	_	_	V	V _{GS} =0V	
V _{GS(th)}	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature co- efficient	_	-6.5	_	mV/°C	$V_{DS}=V_{GS}$, $I_{D}=1mA$	
D	Drain-source on-resistance a	_	35	41	0	V _{GS} =10V, I _D =30A	
R _{DS(on)eff}	Drain-Source on-resistance -	_	84	_	mΩ	V _{GS} =10V, I _D =30A, T _J =175°C	
lace	Drain to course leakage current	_	3	30	μA	V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	30	_	μΛ	V _{DS} =650V, V _{GS} =0V, T _J =175°C	
	Gate-to-source forward leakage current	_	_	400	1	V _{GS} =20V	
I _{GSS}	Gate-to-source reverse leakage current	_	_	-400	- nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	1500	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	147	_	pF		
C _{RSS}	Reverse transfer capacitance	_	5	_			
C _{O(er)}	Output capacitance, energy related ^b	_	220	_	pF	V _{GS} =0V, V _{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	380	_	- рг		
Q _G	Total gate charge	_	22	_			
Q _{GS}	Gate-source charge	_	8.4	_	nC	V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =32A	
Q _{GD}	Gate-drain charge	_	6.6	_			
Qoss	Output charge	_	150	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	60	_			
t _R	Rise time	_	10	_	ns	V_{DS} =400V, V_{GS} =0V to 12V, R_G =30 Ω , I_D =32A, Z_{FB} =240 Ω at 100MHz (See Figure 15)	
t _{D(off)}	Turn-off delay	_	94	_	113		
t _F	Fall time	_	10	_			
E _{off}	Turn off Energy	_	82	_	μЈ	V _{DS} =400V, V _{GS} =0V to 12V,	
Eon	Turn on Energy	_	206	_	μЈ	R_{G} =30 Ω , I_{D} =32A, Z_{FB} =180 Ω at 100MHz	

Notes:

- a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions
- b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V
- c. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	33.4	А	V _{GS} =0V, T _C =100°C ≤25% duty cycle	
V _{SD} Re	Reverse voltage ^a	_	1.8	_	V	V _{GS} =0V, I _S =32A	
		_	1.3	_		V _{GS} =0V, I _S =16A	
t _{RR}	Reverse recovery time	_	59	_	ns	I _S =32A, V _{DD} =400V,	
Q_{RR}	Reverse recovery charge	_	150	_	nC	di/dt=1000A/ms	
(di/dt) _{RM}	Reverse diode di/dt ^b	_	_	3200	A/µs	Circuit implementation and parameters on page 3	

Notes:

a. Includes dynamic R_{DS(on)} effect

b. Reverse conduction di/dt will not exceed this max value with recommended R_G.




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J=175°C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =20V, parameter: T_J





Figure 4. Normalized On-resistance $I_D {=} 30A, \, V_{GS} {=} 10V$







Figure 5. Typical Capacitance $V_{GS}=0V, f=1MHz$

Figure 6. Typical Coss Stored Energy






Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I_{DS}=32A, V_{DS}=400V




Figure 9. Power Dissipation




Figure 10. Current Derating Pulse width $\leq 10 \mu s$, $V_{GS} \geq 10 V$




Figure 11. Forward Characteristics of Rev. Diode $I_S=f(V_{SD})$, parameter: T_J





Figure 12. Transient Thermal Resistance








Figure 14. Inductive Switching Loss Rg=30 Ω , V_{DS}=400V

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 17. Diode Characteristics Test Circuit




Figure 19. Dynamic R_{DS(on)eff} Test Circuit




Figure 16. Switching Time Waveform




Figure 18. Diode Recovery Waveform




Figure 20. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-247 Package



Revision History

Version	Date	Change(s)
0	3/27/2020	Preliminary Datasheet
0.1	4/23/2020	Corrected Qg and Qg Curve
1.0	3/7/2021	Updated V _{DSS(TR)}
1.1	4/28/2021	Preliminary datasheet: updated Tj to 175C max and added switching Loss
1.2	09/29/2021	Released