

# **IRFF110, IRFF111, IRFF112, IRFF113**

**3.0A and 3.5A, 80V and 100V, 0.6 and 0.8 Ohm,  
N-Channel Power MOSFETs**

January 1998

## **Features**

- 3.0A and 3.5A, 80V and 100V
- $r_{DS(ON)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

## **Ordering Information**

PART NUMBER	PACKAGE	BRAND
IRFF110	TO-205AF	IRFF110
IRFF111	TO-205AF	IRFF111
IRFF112	TO-205AF	IRFF112
IRFF113	TO-205AF	IRFF113

NOTE: When ordering, use the entire part number.


## **Description**

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17441.

---


## **Symbol**




---

## **Packaging**

JEDEC TO-205AF



# IRFF110, IRFF111, IRFF112, IRFF113

## Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

		IRFF110	IRFF111	IRFF112	IRFF113	UNITS
Drain to Source Voltage (Note 1) . . . . .	$V_{DS}$	100	80	100	80	V
Drain to Gate Voltage ( $R_{GS} = 20\text{k}\Omega$ ) (Note 1) . . . . .	$V_{DGR}$	100	80	100	80	V
Continuous Drain Current . . . . .	$I_D$	3.5	3.5	3.0	3.0	A
Pulsed Drain Current (Note 3) . . . . .	$I_{DM}$	14	14	12	12	A
Gate to Source Voltage . . . . .	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation . . . . .	$P_D$	15	15	15	15	W
Linear Derating Factor . . . . .		0.12	0.12	0.12	0.12	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4) . . . . .	$E_{AS}$	19	19	19	19	mJ
Operating and Storage Temperature . . . . .	$T_J, T_{STG}$	-55 to 150	-55 to 150	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s . . . . .	$T_L$	300	300	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334 . . . . .	$T_{pkg}$	260	260	260	260	$^\circ\text{C}$

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

1.  $T_J = 25^\circ\text{C}$  to  $125^\circ\text{C}$

## Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRFF110, IRFF112	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$ , (Figure 10)	100	-	-	V
IRFF111, IRFF113			80	-	-	V
Gate Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	$\mu\text{A}$
		$V_{DS} = 100\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$	-	-	250	$\mu\text{A}$
On-State Drain Current (Note 2) IRFF110, IRFF111	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = 10\text{V}$	3.5	-	-	A
IRFF112, IRFF113			3.0	-	-	A
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA
Drain to Source On Resistance (Note 2) IRFF110, IRFF111	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 1.5\text{A}$ , (Figure 8, 9)	-	0.5	0.6	$\Omega$
IRFF112, IRFF113			-	0.6	0.8	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, I_D = 1.5\text{A}$ , (Figure 12)	1.0	1.5	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} \approx 0.5 \times \text{Rated } BV_{DSS}, I_D \approx 3.5\text{A}, R_G = 9.1\Omega$ $V_{GS} = 10\text{V}, R_L = 13\Omega$ , (Figures 17, 18)	-	10	20	ns
Rise Time	$t_r$	$R_L = 14\Omega$ for $V_{DS} = 50\text{V}$	-	15	25	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$	$R_L = 23\Omega$ for $V_{DS} = 80\text{V}$ MOSFET Switching Times are Essentially Independent of Operating Temperature	-	15	25	ns
Fall Time	$t_f$		-	10	20	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = 10\text{V}, I_D = 3.5\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$ , $I_{G(\text{REF})} = 1.5\text{mA}$ , (Figures 14, 19, 20), Gate Charge is Essentially Independent of Operating Temperature	-	5.0	7.5	nC
Gate to Source Charge	$Q_{gs}$		-	2.0	-	nC
Gate to Drain "Miller" Charge	$Q_{gd}$		-	3.0	-	nC

# IRFF110, IRFF111, IRFF112, IRFF113

## Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Input Capacitance	$C_{ISS}$	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ , $f = 1\text{MHz}$ , (Figure 11)		-	135	-	pF
Output Capacitance	$C_{OSS}$			-	80	-	pF
Reverse Transfer Capacitance	$C_{RSS}$			-	20	-	pF
Internal Drain Inductance	$L_D$	Measured From the Drain Lead, 5.0mm (0.2in) From Header to Center of Die	Modified MOSFET Symbol Showing the Internal Device Inductances	-	5.0	-	nH
Internal Source Inductance	$L_S$	Measured From the Source Lead, 5.0mm (0.2in) From Header to Source Bonding Pad		-	15	-	nH
Thermal Resistance, Junction to Case	$R_{\theta JC}$			-	-	8.33	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	175	°C/W

## Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	$I_{SD}$	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Rectifier		-	-	3.5	A
Pulse Source to Drain Current (Note 3)	$I_{SM}$			-	-	14	A
Source to Drain Diode Voltage (Note 2)	$V_{SD}$	$T_J = 25^\circ\text{C}$ , $I_{SD} = 3.5\text{A}$ , $V_{GS} = 0\text{V}$ , (Figure 13)		-	-	2.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = 150^\circ\text{C}$ , $I_{SD} = 3.5\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	200	-	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = 150^\circ\text{C}$ , $I_{SD} = 3.5\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	1.0	-	μC
Forward Turn-On Time	$t_{ON}$	Intrinsic Turn-On Time is Negligible. Turn-On Speed is Substantially Controlled by $L_S + L_D$		-	-	-	-

NOTE:

2. Pulse test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4.  $V_{DD} = 5\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 2.3\text{mH}$ ,  $R_G = 25\Omega$ , peak  $I_{AS} = 3.5\text{A}$ . See Figures 15, 16.

# IRFF110, IRFF111, IRFF112, IRFF113

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 12. TRANSCONDUCTANCE VS DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE VS GATE CHARGE

***Test Circuits and Waveforms***




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS