MOSFET

OptiMOS™ 5 Power-Transistor, 100 V



Features

- Optimized for high performance SMPS, e.g. sync. Rec.
- 100% avalanche tested
- Superior thermal resistance
- N-channel, logic level
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

Product validation

Fully qualified according to JEDEC for Industrial Applications



Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	100	V
$R_{DS(on),max}$	7	mΩ
I_D	79	A
Q_{oss}	41	nC
Q_G(0V..4.5V)	16	nC

Type / Ordering Code	Package	Marking	Related Links
BSC070N10LS5	PG-TDSON-8	070N10L5	-

Table of Contents

1 Maximum ratings

at T_A=25 °C, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current	I_D	- - -	- - -	79 61 14	A	V_{GS}=10 V, T_C=25 °C V_{GS}=10 V, T_C=100 °C V_{GS}=10V, T_A=25°C, R_{thJA}=50°C/W[1]
Pulsed drain current[2]	$I_{D,pulse}$	-	-	318	A	T_A=25 °C
Avalanche energy, single pulse[3]	E_{AS}	-	-	55	mJ	I_D=50 A, R_{GS}=25 Ω
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	- -	- -	83 2.5	W	T_C=25 °C T_A=25 °C, R_{thJA}=50 °C/W[2]
Operating and storage temperature	T_j, T_{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	0.9	1.5	°C/W	-
Device on PCB, 6 cm² cooling area[1]	R_{thJA}	-	-	50	°C/W	-

[1] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.
[2] See Diagram 3 for more detailed information
[3] See Diagram 13 for more detailed information

3 Electrical characteristics

at T_j=25 °C, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	100	-	-	V	V_{GS}=0 V, I_D=1 mA
Gate threshold voltage	$V_{GS(th)}$	1.1	1.7	2.3	V	V_{DS}=V_{GS}, I_D=49 µA
Zero gate voltage drain current	I_{DSS}	- -	0.1 10	1 100	µA	V_{DS}=100 V, V_{GS}=0 V, T_j=25 °C V_{DS}=100 V, V_{GS}=0 V, T_j=125 °C
Gate-source leakage current	I_{GSS}	-	10	100	nA	V_{GS}=20 V, V_{DS}=0 V
Drain-source on-state resistance	$R_{DS(on)}$	- -	6.0 7.7	7.0 8.5	mΩ	V_{GS}=10 V, I_D=40 A V_{GS}=4.5 V, I_D=20 A
Gate resistance[1)]	R_G	-	1.0	1.5	Ω	-
Transconductance	g_{fs}	36	73	-	S	|V_{DS}|≥2|I_D|$R_{DS(on)max}$, I_D=40 A

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance[1)]	C_{iss}	-	2100	2700	pF	V_{GS}=0 V, V_{DS}=50 V, f=1 MHz
Output capacitance[1)]	C_{oss}	-	340	440	pF	V_{GS}=0 V, V_{DS}=50 V, f=1 MHz
Reverse transfer capacitance[1)]	C_{rss}	-	16	28	pF	V_{GS}=0 V, V_{DS}=50 V, f=1 MHz
Turn-on delay time	$t_{d(on)}$	-	6.5	-	ns	V_{DD}=40 V, V_{GS}=10 V, I_D=40 A, $R_{G,ext}$=3 Ω
Rise time	t_r	-	3.6	-	ns	V_{DD}=40 V, V_{GS}=10 V, I_D=40 A, $R_{G,ext}$=3 Ω
Turn-off delay time	$t_{d(off)}$	-	20	-	ns	V_{DD}=40 V, V_{GS}=10 V, I_D=40 A, $R_{G,ext}$=3 Ω
Fall time	t_f	-	5.3	-	ns	V_{DD}=40 V, V_{GS}=10 V, I_D=40 A, $R_{G,ext}$=3 Ω

Table 6 Gate charge characteristics[2)]

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	7	-	nC	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Gate charge at threshold	$Q_{g(th)}$	-	4	-	nC	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Gate to drain charge[1)]	Q_{gd}	-	6	8	nC	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Switching charge	Q_{sw}	-	9	-	nC	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Gate charge total[1)]	Q_g	-	16	20	nC	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Gate plateau voltage	$V_{plateau}$	-	3.2	-	V	V_{DD}=50 V, I_D=40 A, V_{GS}=0 to 4.5 V
Gate charge total, sync. FET	$Q_{g(sync)}$	-	26	-	nC	V_{DS}=0.1 V, V_{GS}=0 to 10 V
Output charge[1)]	Q_{oss}	-	41	54	nC	V_{DS}=50 V, V_{GS}=0 V

[1)] Defined by design. Not subject to production test.
[2)] See ″Gate charge waveforms″ for parameter definition

Table 7 Reverse diode

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	70	A	T_C=25 °C
Diode pulse current	$I_{S,pulse}$	-	-	318	A	T_C=25 °C
Diode forward voltage	V_{SD}	-	0.9	1.1	V	V_{GS}=0 V, I_F=40 A, T_j=25 °C
Reverse recovery time[1)]	t_{rr}	-	21	42	ns	V_R=50 V, I_F=40 A, di_F/dt=100 A/µs
Reverse recovery charge[1)]	Q_{rr}	-	12	24	nC	V_R=50 V, I_F=40 A, di_F/dt=100 A/µs

[1)] Defined by design. Not subject to production test.

4 Electrical characteristics diagrams

Diagram 1: Power dissipation



$P_{tot}=f(T_C)$

Diagram 2: Drain current



$I_D=f(T_C)$; $V_{GS}\geq 10$ V

Diagram 3: Safe operating area



$I_D=f(V_{DS})$; $T_C=25$ °C; $D=0$; parameter: t_p

Diagram 4: Max. transient thermal impedance



$Z_{thJC}=f(t_p)$; parameter: $D=t_p/T$

Diagram 5: Typ. output characteristics



I_D=f(V_{DS}), T_j=25 °C; parameter: V_{GS}

Diagram 6: Typ. drain-source on resistance



$R_{DS(on)}$=f(I_D), T_j=25 °C; parameter: V_{GS}

Diagram 7: Typ. transfer characteristics



I_D=f(V_{GS}), |V_{DS}|>2|I_D|$R_{DS(on)max}$; parameter: T_j

Diagram 8: Typ. drain-source on resistance



$R_{DS(on)}$=f(V_{GS}), I_D=40 A; parameter: T_j

Diagram 9: Normalized drain-source on resistance



$R_{DS(on)}$=f(T_j), I_D=40 A, V_{GS}=10 V

Diagram 10: Typ. gate threshold voltage



$V_{GS(th}$=f(T_j), V_{GS}=V_{DS}; parameter: I_D

Diagram 11: Typ. capacitances



C=f(V_{DS}); V_{GS}=0 V; f=1 MHz

Diagram 12: Forward characteristics of reverse diode



I_F=f(V_{SD}); parameter: T_j

Diagram 13: Avalanche characteristics



I_{AS}=f(t_{AV}); R_{GS}=25 Ω; parameter: $T_{j,start}$

Diagram 14: Typ. gate charge



V_{GS}=f(Q_{gate}), I_D=40 A pulsed, T_j=25 °C; parameter: V_{DD}

Diagram 15: Drain-source breakdown voltage



$V_{BR(DSS)}$=f(T_j); I_D=1 mA

Diagram Gate charge waveforms



5 Package Outlines



PACKAGE - GROUP NUMBER:	PG-TDSON-8-U08	
DIMENSIONS	MILLIMETERS	
	MIN.	MAX.
A	0.90	1.20
b	0.34	0.54
c	0.15	0.35
D	4.80	5.35
D1	3.90	4.40
D2	0.00	0.22
E	5.70	6.10
E1	4.05	4.25
e	1.27	
L	0.45	0.65
L1	0.45	0.65

1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
3) ALL METAL SURFACES ARE PLATED,
EXCEPT AREA OF CUT

Figure 1 Outline PG-TDSON-8, dimensions in mm



Figure 2 Outline Footprint (TDSON-8)

Revision History

BSC070N10LS5

Revision: 2023-03-08, Rev. 2.2

Previous Revision		
Revision	Date	Subjects (major changes since last revision)
2.0	2019-04-01	Release of final version
2.1	2021-12-06	Update "Avalanche energy"
2.2	2023-03-08	Update package outline drawing

We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:
erratum@infineon.com

Published by
Infineon Technologies AG
81726 München, Germany

Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”) .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.
In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.
The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.