

January 1994

Features

- -1.0A and -0.8A, -80V and -100V
- $r_{DS(ON)} = 0.6\Omega$ and 0.8Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD9120 and IRFD9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


Package

4-PIN DUAL-IN-LINE
TOP VIEW



Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

	IRFD9120	IRFD9123	UNITS	
Drain-Source Voltage (1)	V_{DS}	-100	-80	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	-100	-80	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$	I_D	-1.0	-0.8	A
Pulsed Drain Current (3)	I_{DM}	-8.0	-6.4	A
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Maximum Power Dissipation	P_D	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4)	E_{as}	370	370	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				
Maximum Lead Temperature for Soldering	T_L	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 555\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 1.0\text{A}$
(See Figures 14 and 15)

Specifications IRFD9120, IRFD9123

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD9120	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-100	-	-	V	
IRFD9123			-80	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V	
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = -20V	-	-	-500	nA	
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = 20V	-	-	500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	-250	μA	
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _C = +125°C	-	-	-1000	μA	
On-State Drain Current (Note 2) IRFD9120	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = -10V	-1.0	-	-	A	
			IRFD9123	-0.8	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRFD9120	r _{DS(ON)}	V _{GS} = -10V, I _D = -0.8A	-	0.5	0.6	Ω	
			IRFD9123	-	0.6	0.8	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} < 50V, I _D = -0.8A	0.8	1.2	-	S(Ω)	
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz See Figure 9	-	300	-	pF	
Output Capacitance	C _{OSS}		-	200	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	50	-	pF	
Turn-On Delay Time	t _{d(ON)}		V _{DD} = 0.5, I _D = 1.0A, R _G = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	25	50	ns
Rise Time	t _r		-	50	100	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	50	100	ns	
Fall Time	t _f		-	50	100	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		V _{GS} = -10V, I _D = -1.0A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	16	20	nC
Gate-Source Charge	Q _{gs}		-	9	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	7	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08") from header to center of die	Modified MOSFET symbol showing the internal device inductances.	-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Typical socket mount	-	-	120	°C/W	

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-1.0	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	-8.0	A
Diode Forward Voltage (Note 2)	V _{SD}	T _C = +25°C, I _S = -1.0A, V _{GS} = 0V	-	-	-1.5	V
Reverse Recovery Time	t _{rr}	T _J = +150°C, I _F = -4.0A, dI _F /dt = 100A/μs	-	150	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150°C, I _F = -4.0A, dI _F /dt = 100A/μs	-	0.9	-	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25°C to +150°C
2. Pulse Test: Pulse width ≤ 300μs,
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max.
junction temperature. See Transient Thermal
Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 555mH,
R_G = 25Ω, Peak I_L = 1.0A (See Figures 14
and 15)

5
P-CHANNEL
POWER MOSFETs

IRFD9120, IRFD9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

IRFD9120, IRFD9123




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.

5

P-CHANNEL POWER MOSFETS

IRFD9120, IRFD9123




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.