

August 1991

Features


- 0.6A and 0.45A, 150V - 200V
- $r_{DS(on)} = 1.5\Omega$ and 2.4Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFD210, IRFD211, IRFD212, and IRFD213 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFD210R, IRFD211R, IRFD212R, and IRFD213R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin dual-in-line plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFD210 IRFD210R	IRFD211 IRFD211R	IRFD212 IRFD212R	IRFD213 IRFD213R	UNITS	
Drain-Source Voltage (1)	V_{DS}	200	150	200	150	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	200	150	200	150	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	0.6	0.6	0.45	0.45	A
Pulsed Drain Current	I_{DM}	2.5	2.5	1.8	1.8	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$ (See Figure 13)	P_D	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13)		0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped (See Figure 14, $L = 100\mu\text{H}$)	I_{LM}	2.5	2.5	1.8	1.8	A
Single Pulse Avalanche Energy Rating (3)	E_{as}^*	30	30	30	30	mJ
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	T_L	300	300	300	300	$^\circ\text{C}$


NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 112.7\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.2\text{A}$. See Figure 15.

* R Suffix Types Only


IRFD210, IRFD211, IRFD212, IRFD213 IRFD210R, IRFD211R, IRFD212R, IRFD213R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage IRFD210/212, IRFD210R/212R IRFD211/213, IRFD211R/213R	BV _{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	200	-	-	V	
			150	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V	
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20\text{V}$	-	-	500	nA	
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = -20\text{V}$	-	-	-500	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0\text{V}$	-	-	250	μA	
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0\text{V}, T_C = +125^\circ\text{C}$	-	-	1000	μA	
On-State Drain Current (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10\text{V}$	0.6	-	-	A	
			0.45	-	-	A	
Static Drain-Source On-State Resistance (Note 2) IRFD210/211, IRFD210R/211R IRFD212/213, IRFD212R/213R	r _{DS(ON)}	$V_{GS} = 10\text{V}, I_D = 0.3\text{A}$	-	1.0	1.5	Ω	
			-	1.5	2.4	Ω	
			-	-	-	-	
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, I_D = 0.3\text{A}$	0.5	0.8	-	S(Ω)	
Input Capacitance	C _{ISS}	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ See Figure 9	-	135	-	pF	
Output Capacitance	C _{OSS}		-	60	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	16	-	pF	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 0.5\text{BV}_{DSS}, I_D = 0.6\text{A}, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	8.0	15	ns	
Rise Time	t _r		-	15	25	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	10	15	ns	
Fall Time	t _f		-	8.0	15	ns	
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g		$V_{GS} = 10\text{V}, I_D = 0.6\text{A}, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	5.0	7.5	nC
Gate-Source Charge	Q _{gs}		-	2.0	-	nC	
Gate-Drain ("Miller") Charge	Q _{gd}		-	3.0	-	nC	
Internal Drain Inductance	L _D	Measured from the drain lead, 2.0mm (0.08 in.) from package to center of die.		-	4.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 2.0mm (0.08 in.) from package to source bonding pad.		-	6.0	-	nH
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	120	$^\circ\text{C/W}$	

4
N-CHANNEL
POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.		-	-	0.6	A
Pulse Source Current (Body Diode)	I _{SM}			-	-	2.5	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 0.6\text{A}, V_{GS} = 0\text{V}$	-	-	2.0	V	
Reverse Recovery Time	t _{rr}	$T_J = +150^\circ\text{C}, I_F = 0.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	290	-	ns	
Reverse Recovered Charge	Q _{RR}	$T_J = +150^\circ\text{C}, I_F = 0.6\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	2.0	-	μC	
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-	

NOTES:

- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
- $V_{DD} = 20\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 112.7\text{mH}$, $R_{GS} = 50\Omega$, $I_{PEAK} = 2.2\text{A}$. (See Figure 15.)




Fig. 1 – Typical Output Characteristics




Fig. 2 – Typical Transfer Characteristics




Fig. 3 – Typical Saturation Characteristics




Fig. 4 – Maximum Safe Operating Area




Fig. 5 – Typical Transconductance Vs. Drain Current




Fig. 6 – Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage Vs. Temperature




Fig. 8 - Normalized On-Resistance Vs. Temperature




Fig. 9 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance Vs. Drain Current




Fig. 12 - Maximum Drain Current Vs. Case Temperature




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14a - Clamped Inductive Test Circuit




Fig. 14b - Clamped Inductive Waveforms




Fig. 15a - Unclamped Energy Test Circuit




Fig. 15b - Unclamped Energy Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit