

XC3100, XC3100A

Logic Cell Array Families

XC3100 and XC3100A are performance-optimized relatives of the XC3000 and XC3000A families. While all families are footprint compatible, the XC3100 and XC3100A families extend the system performance beyond 80 MHz.

The XC3100 and XC3100A families follow the XC4000 speed-grade nomenclature, indicating device performance with a number that is based on the internal logic-block delay, in ns.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY



XC3100, XC3100A Logic Cell Array Families

Product Specifications

Features

- Two ultra-high-speed FPGA families with six members each
 - 50-80 MHz system clock rates
 - 190 to 270 MHz guaranteed flip-flop toggle rates
 - 2.7 to 4.1 ns logic delays
- High-end additional family members in the 22 X 22 CLB array-size XC3195 and XC3195A devices
- 8 mA output sink current and 8 mA source current
- Maximum power-down and quiescent current is 5 mA
- Both families are 100% architecture and pin-out compatible with other XC3000 families
- Beyond this, XC3100 is also software and bitstream compatible with the XC3000 family, while XC3100A is software and bitstream compatible with the XC3000A and XC3000L families

The XC3100A family is recommended for all new designs, since it offers improved functionality and enhanced development system support

 $\mathsf{XC3100A}$ combines the features of the $\mathsf{XC3000A}$ and $\mathsf{XC3100}$ families.

- Additional interconnect resources for TBUFs and CE inputs
- Error checking of the configuration bitstream
- Soft startup holds all outputs slew-rate limited during initial power-up
- More advanced CMOS process

Description

XC3100 and XC3100A are performance-optimized relatives of the XC3000 and XC3000A families. While all families are footprint compatible, the XC3100 and XC3100A families extend the system performance beyond 80 MHz.

The XC3100 and XC3100A families follow the XC4000 speed-grade nomenclature, indicating device performance with a number that is based on the internal logic-block delay, in ns.

The XC3100A family offers the following enhancements over the popular XC3100 family.

The XC3100A family has additional interconnect resources to drive the l-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3100A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in all XC3000 families, determined by the individual configuration option.

The XC3100A family is a superset of the XC3000 families. Any bitstream used to configure an XC3000, XC3000A, XC3000L or XC3100 device, will configure the same-size XC3100A device exactly the same way.

			User VO		Horizontal	Configuration
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3120 / XC3120A	64	8 x 8	64	256	16	14,779
XC3130 / XC3130A	100	10 x 10	80	360	20	22,176
XC3142 / XC3142A	144	12 x 12	96	480	24	30,784
XC3164 / XC3164A	224	16 x 14	120	688	28	46,064
XC3190 / XC3190A	320	16 x 20	144	928	40	64,160
XC3195 / XC3195A	484	22 x 22	176	1,320	44	94,944

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{cc}	Supply voltage relative to GND	-0.5 to +7.0	v
VIN	Input voltage with respect to GND	-0.5 to V _{CC} +0.5	v
V _{TS}	Voltage applied to 3-state output	-0.5 to V _{CC} +0.5	v
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
-	Junction temperature plastic	+125	°C
Τ _J	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions


Symbol	Description	Min	Max	Units
V _{cc}	Supply voltage relative to GND Commercial 0°C to +70°C	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +85°C	4.5	5.5	V
VIHT	High-level input voltage — TTL configuration	2.0	V _{cc}	v
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	v
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{cc}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	Vcc
T _{iN}	Input signal transition time		250	ns

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ $I_{OH} = -8.0$ mA, V_{CC} min)	3.86		v	
V _{OL}	Low-level output voltage (@ $I_{OL} = 8.0 \text{ mA}, V_{CC} \text{ max}$)		0.40	v	
V _{он}	High-level output voltage (@ $I_{OH} = -8.0 \text{ mA}, V_{CC} \text{ min}$)		3.76		v
Vol	Low-level output voltage (@ I _{OL} = 8.0 mA, V _{CC} max)	Industrial		0.40	v
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		v
I _{CCO}	Quiescent LCA supply current Chip thresholds programmed as CMOS levels'		8	mA	
	Chip thresholds programmed as TTL levels		14	mA	
I _{IL}	Input Leakage Current		-10	+10	μA
C _{IN}	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF	
I _{RIN}	Pad pull-up (when selected) @ V _{IN} = 0V (sample tester	d)	0.02	0.17	mA
I _{RLL}	Horizontal long line pull-up (when selected) @ logic Lo	w	0.20	2.80	mA

Note: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits tie option.

 Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for the XC3120 in the PC84 package, to eight for the XC3195 in the PQ208 or PG223 package.

CLB Switching Characteristic Guidelines



Buffer (Internal) Switching Characteristic Guidelines

Spe	ed Grade	-5	-4	-3	-2	
Description	Symbol	Max	Max	Max	Max	Units
Global and Alternate Clock Distribution*						
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input Or: Fast (CMOS only) input pad through clock	T _{PID}	6.8	6.5	5.6	5.2	ns
buffer to any CLB or IOB clock input	T _{PIDC}	5.4	5.1	4.3	4.0	ns
TBUF driving a Horizontal Long line (L.L.)*						
I to L.L. while T is Low (buffer active) (XC3100)	T _{IO}	4.1	3.7	3.1		ns
(XC3100A)	T _{IO}	3.6	3.6	3.1	3.1	ns
$T\downarrow$ to L.L. active and valid with single pull-up resistor	T _{ON}	5.6	5.0	4.2	4.2	ns
$T\downarrow$ to L.L. active and valid with pair of pull-up resistors	T _{ON}	7.1	6.5	5.7	5.7	ns
T↑ to L.L. High with single pull-up resistor	T _{PUS}	15.6	13.5	11.4	11.4	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	12.0	10.5	8.8	8.1	ns
BIDI						
Bidirectional buffer delay	T _{BIDI}	1.4	1.2	1.0	0.9	ns

* Timing is based on the XC3142, for other devices see XACT timing calculator.

CLB Switching Characteristic Guidelines (continued)


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


Speed 0	Grac	le		5	-4	•	-3	3	-:	2	
Description	Sy	mbol	Min	Max	Min	Max	Min Ma		Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y	1	T _{ILO}		4.1		3.3		2.7		2.2	ns
Sequential delay Clock K to outputs X or Y Clock K to outputs X or Y when Q is returned through function generators F or G	8	Т _{ско}		3.1		2.5		2.1		1.7	ns
to drive X or Y		$T_{\rm QLO}$		6.3		5.2		4.3		3.5	ns
Set-up time before clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC Reset Direct inactive RD	2 4 6	Т _{ІСК} Т _{ЫСК} Т _{ЕССК}	3.1 2.0 3.8 1.0		2.5 1.6 3.2 1.0		2.1 1.4 2.7 1.0		1.8 1.3 2.5 1.0		ns ns ns ns
Hold Time after clock k Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	Т _{скі} Т _{скді} Т _{скес}	0 1.0 1.0		0 1.0 0.8		0 0.9 0.7		0 0.9 0.7		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12		2.4 2.4 190		2.0 2.0 230		1.6 1.6 270		1.3 1.3 325		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X or Y	13 9	T _{RPW} T _{RIO}	3.8	4.4	3.2	3.7	2.7	3.1	2.3	2.7	ns ns
Global Reset, from RESET Pad, based on XC3142 and XC3142A RESET width (Low) (XC3142) (XC3142A) delay from RESET pad to outputs X or Y		T _{MRW} T _{MRW} T _{MRQ}	18.0 14.0	17.0	15.0 14.0	14.0	13.0 12.0		12.0	12.0	ns ns ns

Notes: The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKD}, #5) of any CLB on the same die.

 T_{ILO} , T_{QLO} and T_{ICK} are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100 family increases by 0.60 ns (-5), 0.6 ns (-4) and 0.5 ns (-3) and each of these specifications for the XC3100A family increases by 0.50 ns (-5), 0.42 ns (-4) and 0.35 ns (-3).

IOB Switching Characteristic Guidelines





IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Speed	Grad	le	-{	5	-4		-3		-2	2	
Description	Sy	mbol	Min	Max	Min	Max	Min	Max	Min	Мах	Units
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (q) with latch transparent (XC3100A) (XC3100) Clock (IK) to Registered In (Q)	3	T _{PID} T _{PTG} T _{PTG} T _{IKBI}		2.8 14.0 16.0 2.8		2.5 12.0 15.0 2.5		2.2 11.0 13.0 2.2		2.0 11.0 1.9	ns ns ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time XC3100 Family XC3120A,XC3130A XC3142A XC3164A XC3190A XC3195A	1	T _{PICK}	15.0 10.9 11.0 11.2 11.5 12.0		14.0 10.6 10.7 11.0 11.2 11.6		12.0 9.4 9.5 9.7 9.9 10.3		8.9 9.0 9.2 9.4 9.8		ns ns ns ns ns ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew-rate limited) Output (O) to Pad (fast) same (slew-rate limited) (XC3100A) (XC3100) 3-state to Pad begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) (XC3100A) same (slew-rate limited) 3-state to Pad active and valid (fast) (XC3100) same (slew-rate limited)	7 7 10 10 9 9 8 8 8 8 8	T _{OKPO} T _{OKPO} T _{OPF} T _{OPF} T _{TSHZ} T _{TSN} T _{TSON} T _{TSON}		5.5 14.0 4.1 12.1 13.0 6.9 10.0 18.0 12.0 20.0		5.0 12.0 3.7 11.0 11.0 6.2 6.2 10.0 17.0 10.0 17.0		4.4 10.0 3.3 9.0 5.5 5.5 9.0 15.0 9.0 15.0		4.0 9.7 3.0 8.7 5.0 5.0 8.5 14.2	ns ns ns ns ns ns ns ns ns ns ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time,(XC3100A) (XC3100) Output (O) to clock (OK) hold time	5 5 6	Т _{ООК} Т _{ООК} Т _{ОКО}	5.0 6.2 0	1	4.5 5.6 0		4.0 5.0 0		3.6 0		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12		2.4 2.4 190.0		2.0 2.0 230.0		1.6 1.6 270.0		1.3 1.3 325.0	,	ns ns MHz
Global Reset Delays RESET Pad to Registered In (Q), (XC3120/XC3120A) (XC3195/XC3195A) RESET Pad to output pad (fast) (slew-rate limited)	13 15 15	TAPO		18.0 29.5 24.0 32.0		15.0 25.0 20.0 27.0		13.0 21.0 17.0 23.0		13.0 21.0 17.0 23.0	ns ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024. Typical slew rate limited output rise/fall times are approximately four times longer.

Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.


4. TPID, TPTG, and TPICK are 3 ns higher for XTAL2 when the pin is configured as a user input.

For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.



Component Availability

PINS	44		64	68	8	4		1	00		1:	32	144	160	164	1	75	176	208	223
TYPE	PLAS	T. PL		PLAST. PLCC	PLAST. PLCC	CERAM PGA	PLAST. PQFP	PLAST. TOFP	[TOP- BRAZED CQFP		CERAM. PGA	PLAST. TQFP	PLAST. PQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	CERAM. PGA
CODE	PC	4 V	Q64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
	-5	88 (S)	932	CI	CI	CI	CI(MB)		151	(M B)	21.115		10.059							
XC3120	-4			CI	CI	CI	CI													
	-3			С	С	С	с							200 B B						
	-5 C	÷.		Сı	CI	CI	CI	С			1912	1.23	1915	39956		2475				
XC3130	-4 C			CI	CI	CI	CI	С												I
	-3 C			С	С	С	С	С												
	-5	25	6869		CI	CI	CI(MB)	С	11.14	(M B)	с	CI(MB)	CI							
XC3142	-4				CI	CI	CI	С			С	CI	CI		1				L	L
	-3		6808	1.355	С	С	С	С		1.100	С	С	c							
	-5				CI	1946.03				L	CI	CI		CI		1				
XC3164	-4				CI						CI	CI		CI		1				
	-3		12.00		С	199944	1	1 e - 84	1999 - H)	С	С		C						
	-5				CI]	CI	(M B)	CI	C I (M B)		CI	
XC3190	-4			248.71	CI			1997 (P		19 CQ.				CI		CI	CI		CI	
	-3				С			1.2.5	<u>1</u> 5.200		2000 A.B.	149.859.		c		С	С		С	
	-5			01212	CI				1					CI		CI	CI(MB)		CI	CI (MB
XC3195	-4			22.0	CI				di di seconda da second	dan mananan				CI		CI	CI		CI	C I
	-3		9363	1937.4	С	1.2.1.3.5	1.11		Contraction	11 Obj	500	\$1207A	0360.53	C	243.585	С	С		C	C
	•5			CI	CI	CI	C I (M B)			(M B)		1				.	į	I		L
XC3120A	-4	22 C.	53-54 2004-00	CI	CI	CI	CI				م. مەمەرىيە					.				ļ
	-3			C C	с	С	c				33.22		.			.	1		I	ļ
	-2		공기문	с	c	с	С				489.2	<u></u>	1	3.327.2			1		ļ	.
	-5 C			CI	CI	ÇI	CI		С	, in di				L		ļ			.	
XC3130A	-4 C		2253	CI	C I	CI	CI		С			<u>.</u>							Į	
	-3 C			С	С	С	c		С						1					
	-2 0		0298	С	С	C	с	49983	С	1000			10000	100200						
	-5				CI	CI	CI(MB)	1	c	(M B)	c	CI(MB)								
XC3142A	-4				CI C	CI	CI	1.1.1.2.3	C C		с	CI	C1							· ····
	-3				c c	C	c		с с	400.0Q	c	c	c							· · · · ·
	-2			23623		C	C		C		C	C	c	CI	-	· · · · · ·				
Vooren	-5			مينشي	CI	بمعتميتهم					CI	C1	C1	CI					 	
XC3164A	-4			444.64	CI					4	CI C	C I	C C	c						
	-3		and the second s		C C				. franciski stari	ļi,	C C	C C	c c	c c						
	-2		100 k 40 2 8 6 6 6			<u> </u>					<u> </u>	4. ····		CI	(M B)	CI	CI(MB)	CI	CI	-
VC21004	-5				CI			fann die						CI	(20 12)	C I	C1(MB)	CI	C I	1
XC3190A	-4				CI	4		بالم تبدأ ما		بأستشبي	,				1	C C	c	C C	C C	+
1	-3				C C	Line and and a second				ų					1	c	- C	c c	τ č	1
	-2 -5		<u>, 201</u>					<u></u>	<u>.</u>	<u></u>			+	CI	-	CI	CI (M B)			CI (M B
VOLUEA	1.5			ļ	CI				din di		-			CI	-	CI	CI(MID)	·	CI	C I
XC3195A	-4			l	CI	. Kalina da			gan na				.		-	c c		·	C C	C C
	-3			 	c c	<u>, k. 1915</u>							:	C C		c c	c c	•	c c	C C
	-2	-22 C	97, 9 6 9	19969.6	<u>р</u> с to +70°	-426.543	i = Indu	4.2355	Sur an a		<u>م الم الم الم</u>	geore Si	mp = -5		198886	· · · · · · · · · · · · · · · · · · ·	· ·	<u>1838888</u>	Class	

Parentheses indicate future product plans