

# Two-Wire Serial EEPROM

# 1024K (8-bit wide)

### **FEATURES**

- □ Low voltage and low power operations:
  - FT24C1024A: V<sub>CC</sub> = 1.7V to 5.5V
- □ 256 bytes page write mode.
- □ Partial page write operation allowed.
- □ Internally organized: 131,072 X 8 (1024K).
- □ Standard 2-wire bi-directional serial interface.
- □ Schmitt trigger, filtered inputs for noise protection.
- □ Self-timed programming cycle (5ms maximum).
- □ Automatic erase before write operation.
- Write protect pin for hardware data protection.
- □ High reliability: typically 1,000,000 cycles endurance.
- □ 40 years data retention.
- □ Industrial temperature range (-40° C to 85° C).
- □ Standard 8-pin DIP/SOP/TSSOP/UDFN Pb-free packages.

#### **DESCRIPTION**


The FT24C1024A series are 1,048,576 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 131,072 words of 8 bits (one byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, 8-lead SOP, 8-lead TSSOP and 8-lead UDFN packages. A standard 2-wire serial interface is used to address all read and write functions. Our extended  $V_{CC}$  range (1.7V to 5.5V) devices enables wide spectrum of applications.

### **PIN CONFIGURATION**

Pin Name	Pin Function
A2, A1	Device Address Inputs
SDA	Serial Data Input / Open Drain Output
SCL	Serial Clock Input
WP	Write Protect
NC	No-Connect



All three packaging types come in Pb-free certified.




#### **ABSOLUTE MAXIMUM RATINGS**

Industrial operating temperature:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ Storage temperature:  $-50^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ Input voltage on any pin relative to ground: -0.3V to  $\text{V}_{\text{CC}}$  + 0.3V

Maximum voltage: 8V ESD Protection on all pins >4000V

<sup>\*</sup> Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.



Block Diagram



### **PIN DESCRIPTIONS**

#### (A) DEVICE / CHIP SELECT ADDRESSES (A2, A1)

These are the chip select input signals for the serial EEPROM devices. Typically, these signals are hardwired to either  $V_{IH}$  or  $V_{IL}$ . If left unconnected, they are internally recognized as  $V_{IL}$ .

#### (B) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this clock is to clock data out of the EEPROM device.

#### (C) SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired-OR with other open-drain output devices.

#### (D) WRITE PROTECT (WP)

The FT24C1024A device has a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to  $V_{IL}$ . Conversely all programming functions are disabled if WP pin is connected to  $V_{IH}$  or  $V_{CC}$ . Read operations is not affected by the WP pin's input level.

### **MEMORY ORGANIZATION**

The FT24C1024A devices have 512 pages respectively. Since each page has 256 bytes, random word addressing to FT24C1024A will require 17 bits data word addresses.

#### **DEVICE OPERATION**

#### (A) SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at  $V_{\rm IL}$ . Any SDA signal transition may interpret as either a START or STOP condition as described below.

#### (B) START CONDITION

With SCL  $\ge$  V<sub>IH</sub>, a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.

#### (C) STOP CONDITION

With SCL  $\geq$  V<sub>IH</sub>, a SDA transition from low to high is interpreted as a STOP condition. All valid read or write commands end with a STOP condition. The device goes into the STANDBY mode if it is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self-timed internal programming finish (see Figure 1).

#### (D) ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8 bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the 9<sup>th</sup> serial clock after each word.



#### (E) STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.




Figure 1: Timing diagram for START and STOP conditions




Figure 2: Timing diagram for output ACKNOWLEDGE

### **DEVICE ADDRESSING**

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke a valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next two bits are device address bits. These two device address bits (5<sup>th</sup> and 6<sup>th</sup>) are to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the 8<sup>th</sup> read/write bit, otherwise the chip will go into STANDBY mode. However, matching may not be needed for some or all device address bits (5<sup>th</sup> and 6<sup>th</sup>) as noted below. The seventh bit of the device address (P0) is a memory page address bit. The last or 8th bit is a read/write command bit. If the 8th bit is at V<sub>IH</sub> then the chip goes into read mode. If a "0" is detected, the device enters programming mode.



#### WRITE OPERATIONS

#### (A) BYTE WRITE

A write operation requires the seventh bit of the device address (P0) and two 8-bit data word address following the device address word and ACKNOWLEDGE signal. Upon receipt of this address, the EEPROM will respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will again output a "0". The addressing device, such as a microcontroller, must terminate the write sequence with a STOP condition. At this time the EEPROM enters into an internally-timed write cycle state. All inputs are disabled during this write cycle and the EEPROM will not respond until the writing is completed (figure 3).

#### (B) PAGE WRITE

The 1024K EEPROM are capable of 256-byte page write.

A page write is initiated the same way as a byte write, but the microcontroller does not send a STOP condition after the first data word is clocked in. The microcontroller can transmit up to 255 more data words after the EEPROM acknowledges receipt of the first data word. The EEPROM will respond with a "0" after each data word is received. The microcontroller must terminate the page write sequence with a STOP condition (see Figure 4).

The lower 8 bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than 256 data words are transmitted to the EEPROM, the data word address will "roll over" and the previous data will be overwritten.

#### (C) ACKNOWLEDGE POLLING

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the  $9^{th}$  clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the  $9^{th}$  clock cycle.

### **READ OPERATIONS**

The read command is similar to the write command except the 8<sup>th</sup> read/write bit in address word is set to "1". The three read operation modes are described as follows:

#### (A) CURRENT ADDRESS READ

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the microcontroller issues a START bit and a valid device address word with the read/write bit (8<sup>th</sup>) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9<sup>th</sup> serial clock cycle. An 8-bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an ACKNOWLEDGE signal on the 18<sup>th</sup> clock cycle. The micro-controller issues a valid STOP bit after the 18<sup>th</sup> clock cycle to terminate the read operation. The device then returns to STANDBY mode (see Figure 5).

#### (B) SEQUENTIAL READ

The sequential read is very similar to current address read. The micro-controller issues a START bit and a valid device address word with read/write bit (8th) set to "1". The EEPROM will response with an ACKNOWLEDGE signal on the 9th serial clock cycle. An 8-bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one.



Unlike current address read, the micro-controller sends an ACKNOWLEDGE signal on the 18<sup>th</sup> clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the ACKNOWLEDGE signal, the EEPROM will serially clocked out an 8-bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the 27<sup>th</sup> clock cycle. Another 8-bit data word will then be serially clocked out. This sequential read continues as long as the micro-controller sends an ACKNOWLEDGE signal after receiving a new data word. When the internal address counter reaches its maximum valid address, it rolls over to the beginning of the memory array address. Similar to current address read, the micro-controller can terminate the sequential read by not acknowledging the last data word received, but sending a STOP bit afterwards instead (figure 6).

#### (C) RANDOM READ

Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a "dummy write" instruction. The second step is a current address read.

To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit (8<sup>th</sup>) set to "0". The EEPROM will then acknowledge. The micro-controller will then send two address words. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a START bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction - which is to read the current address (figure 7).




Figure 3: Byte Write





Figure 4: Page Write





**Figure 5: Current Address Read** 




Figure 6: Sequential Read




Figure 7: Random Read






Figure 8: SCL and SDA Bus Timing

### **Electrical Specifications**

#### (A) Power-Up Requirements

During a power-up sequence, the VCC supplied to the device should monotonically rise from GND to the minimum VCC level, with a slew rate no faster than  $0.05 \text{ V/}\mu\text{s}$  and no slower then 0.1 V/ms. A decoupling cap should be connected to the VCC PAD which is no smaller than 10nF.

#### (B) Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, this device includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the VCC level crosses the internal voltage threshold (V<sub>POR</sub>) that brings the device out of Reset and into Standby mode. The system designer must ensure the instructions are not sent to the device until the VCC supply has reached a stable value greater than or equal to the minimum VCC level.




Figure 9: Power on and Power down

If an event occurs in the system where the VCC level supplied to the device drops below the maximum  $V_{POR}$  level specified, it is recommended that a full power cycle sequence be performed by first driving the VCC pin to GND, waiting at least the minimum  $t_{POFF}$  time and then performing a new power-up sequence in compliance with the requirements defined in this section.



## **AC CHARACTERISTICS**

0	Parameter <sup>[1]</sup>	1.7V		2.5-5.5 V		1121
Symbol	Parameter.	Min	Max	Min	Max	Unit
f <sub>SCL</sub>	Clock frequency, SCL		400		1000	kHz
t <sub>LOW</sub>	Clock pulse width low	1.3		1.3		μs
t <sub>HIGH</sub>	Clock pulse width high	0.6		0.6		μs
tı	Noise suppression time		100		50	ns
t <sub>AA</sub>	Clock low to data out valid	0.1	0.9	0.1	0.9	μs
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start			1.3		μѕ
t <sub>HD.STA</sub>	START hold time	0.6		0.6		μs
t <sub>SU.STA</sub>	START set-up time	0.6		0.6		μs
t <sub>HD.DAT</sub>	Data in hold time	0		0		μs
t <sub>SU.DAT</sub>	Data in set-up time	100		100		ns
t <sub>R</sub>	Input rise time		0.3		0.3	μs
t <sub>F</sub>	Input fall time		300		300	ns
t <sub>su.sto</sub>	STOP set-up time	0.6		0.6		μs
t <sub>DH</sub>	Date out hold time	50		50		ns
t <sub>PWR,R</sub>	Vcc slew rate at power up	0.1	50	0.1	50	V/ms
t <sub>PUP</sub>	Time required after VCC is stable before the device can accept commands	100		100		μs
t <sub>POFF</sub>	Minimum time at Vcc=0V between power cycles	500		500		ms
t <sub>WR</sub>	Write cycle time		5		5	ms
Endurance	25°C, Page Mode, 3.3V		1,000	0,000		Write Cycles

Notes: 1. The parameters are expected by characterization but are not fully screened by test.

2. AC Measurement conditions:  $R_L$  (Connects to Vcc):  $1.3K\Omega$ 

Input Pulse Voltages: 0.3Vcc to 0.7Vcc

Input and output timing reference Voltages: 0.5Vcc




# **DC CHARACTERISTICS**

Symbol	Parameter <sup>[1]</sup>	Test Conditions	Min	Typica I	Max	Units
V <sub>CC1</sub>	Supply V <sub>CC</sub>		1.7		5.5	V
I <sub>CC1</sub>	Supply read current	V <sub>CC</sub> @ 5.5V SCL = 400 kHz		0.5	1	mA
I <sub>CC2</sub>	Supply write current	V <sub>CC</sub> @ 5.5V SCL = 400 kHz		2	8	mA
I <sub>SB1</sub>	Supply current	$V_{CC}$ @ 1.7V, $V_{IN}$ = $V_{CC}$ or $V_{SS}$		< 1.0		μA
I <sub>SB2</sub>	Supply current	$V_{CC}$ @ 2.5V, $V_{IN} = V_{CC}$ or $V_{SS}$		< 1.0		μA
I <sub>SB3</sub>	Supply current	$V_{CC}$ @ 5.5V, $V_{IN} = V_{CC}$ or $V_{SS}$		< 1.0		μA
I <sub>IL</sub>	Input leakage current	$V_{IN} = V_{CC}$ or $V_{SS}$			3	μA
I <sub>LO</sub>	Output leakage current	$V_{IN} = V_{CC}$ or $V_{SS}$			3	μA
V <sub>IL</sub>	Input low level		-0.6		$V_{CC} \times 0.3$	V
V <sub>IH</sub>	Input high level		V <sub>CC</sub> × 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output low level	V <sub>CC</sub> @ 1.7V, I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OL2</sub>	Output low level	V <sub>CC</sub> @ 3.0V, I <sub>OL</sub> = 2.1 mA			0.4	V

Notes: 1. The parameters are expected by characterization but are not fully screened by test.




# **ORDERING INFORMATION**




Density	Package	Temperature Range	Vcc	HSF	Packaging	Ordering Code						
	DIP8	-40℃-85℃	1.7V-5.5V	RoHS	Tube	FT24C1024A-TDR-B						
	DIFO	-40 C-65 C	1.7 V-5.5 V	Green	Tube	FT24C1024A-TDG-B						
				RoHS	Tube	FT24C1024A-TSR-B						
	·	-40℃-85℃	1.7V-5.5V	Kuris	Tape and Reel	FT24C1024A-TSR-T						
				Green	Tube	FT24C1024A-TSG-B						
1024					Tape and Reel	FT24C1024A-TSG-T						
kbits			1 7\/ 5 5\/	RoHS	Tube	FT24C1024A-TTR-B						
	TCCODO	TSSOP8 -40℃-85℃		1.7V-5.5V	Kulio	Tape and Reel	FT24C1024A-TTR-T					
	13306		-40 C-65 C	-40 C-83 C   1.7 V-3.	133010 -40 0-03 0 1.7 V-3.3 V	1.7 V-3.3V	1.7 V-5.5 V	1.7 V-5.5V	Green	Groon	Tube	FT24C1024A-TTG-B
				5	Tape and Reel	FT24C1024A-TTG-T						
	UDFN8	11DENI9 40° 05°0	1.7V-5.5V	RoHS	Tape and Reel	FT24C1024A-TNR-T						
	סטרועס	-40℃-85℃	1.7 V-3.3V	Green	Tape and Reel	FT24C1024A-TNG-T						



# **DIP8 PACKAGE OUTLINE DIMENSIONS**






Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Cymbol	Min	Max	Min	Max
Α	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
В	0.380	0.570	0.015	0.022
B1	1.524 (BSC)		0.060 (BSC)	
С	0.204	0.360	0.008	0.014
D	9.000	9.400	0.354	0.370
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
е	2.540 (BSC)		0.100	(BSC)
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354




# **SOP8 PACKAGE OUTLINE DIMENSIONS**



Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
Е	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270(BSC)		0.050	(BSC)
L	0.400	1.270	0.016	0.050
$\theta$	0°	8°	0°	8°




# **TSSOP8 PACKAGE OUTLINE DIMENSIONS**




Cymhal	Dimensions	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
Е	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
С	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
Α		1.100		0.043
A2	0.800	1.000	0.031	0.039
A1	0.020	0.150	0.001	0.006
е	0.65 (BSC)		0.026	(BSC)
L	0.500	0.700	0.020	0.028
Н	0.25 (TYP)		0.01	(TYP)
θ	1°	7°	1°	7°



# **UDFN8 PACKAGE OUTLINE DIMENSIONS**





Symbol	Dimensions	In Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
Α	0.400	0.600	0.015	0.024
A1	0.000	0.050	0.000	0.002
b	0.200	0.300	0.007	0.039
b1	0.180	0REF	0.007	REF
С	0.15	2REF	0.006	REF
D	1.900	2.100	0.075	0.083
D2	1.300	1.500	0.051	0.059
е	0.500BSC		0.020	BSC
Nd	1.500	OBSC	0.059	BSC
E	2.900	3.100	0.114	0.122
E2	1.200	1.400	0.047	0.055
L	0.250	0.350	0.010	0.014
R	0.200	0.300	0.007	0.012
K	0.500	0.600	0.019	0.024



#### **REVISION HISTORY**

Revision	Date	Descriptions
Rev1.5	2020	Initial version.
Rev1.6	Jan.2023	Add UDFN8 package.
Rev1.7	Mar.2023	Update the minimum Vcc.

#### Fremont Micro Devices (SZ) Limited

#1&5-8, 10/F, Changhong Building, Ke-Ji Nan 12 Road, Nanshan District, Shenzhen

Tel: (86 755) 86117811 Fax: (86 755) 86117810

#### Fremont Micro Devices (Hong Kong) Limited

#16, 16/F, Blk B, Veristrong Industrial Centre, 34-36 Au Pui Wan Street, Fotan, Shatin, Hong Kong

Tel: (852) 27811186 Fax: (852) 27811144

Web Site: http://www.fremontmicro.com/

<sup>\*</sup> Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices, Incorporated (BVI) assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices, Incorporated (BVI). Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. Fremont Micro Devices, Incorporated (BVI) products are not authorized for use as critical components in life support devices or systems without express written approval of Fremont Micro Devices, Incorporated (BVI). The FMD logo is a registered trademark of Fremont Micro Devices, Incorporated (BVI). All other names are the property of their respective owners.