




# 82303 LOCAL I/O SUPPORT CHIP

- High Integration—The 82304, 82303 and 82077 Floppy Disk Controller Replace 50 IC's in IBM Design
- Integrated Parallel Port
- Integrated Card Setup Port (96H)
- Supports System Board Setup
- Integrated Peripheral Bus Address Latches
- Low Power CHMOS Technology
- 100-Pin Plastic Quad Flat Package

The 82303 Local Channel Support Chip, along with its companion chip (the 82304) and the 82077 Floppy Disk Controller, significantly reduce system cost, design effort, and form factor constraints by replacing 50 IC devices in an equivalent IBM system.

1

The 82303 integrates most all logic required to implement a parallel port. This port operates either as a standard parallel port or as a Microchannel architecture compatible "extended mode" (bi-directional) port. The 82303 also integrates the Card Setup Port (96H) and several peripheral bus address latches, and provides signals in support of system setup functions.



290184-1

## Introduction

The 82303 is a high integration device intended for Microchannel compatible system designs. It integrates the Microchannel Card Setup Port, a parallel port, several peripheral bus address latches, and a variety of system board setup functions. The 82303, in conjunction with its sister chip the 82304 and the 82077 Floppy Disk Controller, replaces approximately 50 IC devices in an equivalent IBM system. Included as an appendix to this data sheet is a functional logic diagram of the 82303 that will facilitate understanding of the part. Note that the 82304 and 82303 integrate a variety of system ports. For programming and register level details, please refer to the IBM Technical Reference Manual.

## Bus Interface

The Bus Interface unit interfaces the 82303 to the Microchannel and peripheral busses. It inputs the unlatched Microchannel address, latches it for internal use, and makes the latched version available externally for other peripheral bus resources. It also provides additional latches for decodes generated from the Microchannel address.

## Parallel Port

The 82303 integrates most all logic required to implement a standard or "extended-mode" parallel

port. The only logic not integrated is that which directly drives the physical parallel port connector, specifically one '05 (open collector) inverter package and one '652 data buffer. (This allows the system design to stay clear of directly exposing a VLSI component to an external connector.) The parallel port can serve as LPT1, LPT2, or LPT3, as dictated by the decode received via the input parallel port decode PPSEL#.

## Card Setup Port

The 82303 integrates the Card Setup Port (96H), which generates the card setup lines to the individual Microchannel connectors. This port also features a software generated reset capability that resets the Microchannel, serial port, and parallel port independently of the rest of the system.

## Motherboard Setup Support

The 82303 generates decoded read/write strobes for system board setup port 103H, and a read strobe for setup port 101H. It also generates a version of the system board POS decode (ABCPD) that is then forwarded to the 82309 Address Bus Controller. Note that other system board setup ports can be easily implemented externally using the same PD (POS Decode) that the 82303 uses.


## 82303 Local Channel Support Chip Pin Definitions

Signal Name	Pin Number	I/O	Description
PWRUP#	82	I	Power-up reset input. Brings 82303 to initial known state.
A[0:2, 10:23]	9-12, 22-25, 27, 30-37	I	Microchannel address inputs. These signals are internally latched. (Note that in systems in which a full 24-bit peripheral address is not required, the upper significant address latches may be used as general purpose decode latches.)
XA[0:2, 10:23]	90-98, 1-8	O	Peripheral Bus Address. These outputs are latched versions of the Microchannel address inputs.
XD[0:7]	14-21	I/O	Bi-directional peripheral data bus.
MIO#	39	I	Microchannel MIO# indicator.
LMIO#	66	O	Latched Microchannel MIO# indicator. The MIO#/LMIO# pin combination may be used as a general purpose latch if LMIO# is not required.
VGAMS#	38	I	VGA memory buffer decode.

**82303 Local Channel Support Chip Pin Definitions** (Continued)

Signal Name	Pin Number	I/O	Description
LVGAMS #	65	O	Latched VGA memory buffer decode. The VGAMS #/LVGAMS # pin combination may be used as a general purpose latch if LVGAMS # is not required.
IOR #, IOW #	49, 48	I	82303 read/write strobes.
ADL #	88	I	Microchannel ADL # input.
PD	46	I	POS decode. Decode driven in response to accesses to system board setup Ports 100, 101, 103–107H.
ABCPD	58	O	Address Bus Controller (82309) POS decode. This is simply the PD input gated by an active IOW # signal, and insures that the 82309 does not see a decoding glitch.
P101RD #, P103RD #, P103WR #	57, 56, 55	O	Various system board setup port read/write strobes.
CDSU # [1:8]	67–74	O	Card setup signals to the Microchannel slots.
CDEN #	79	I	Port 100–107H decode used as qualifier for card setup signals.
PORTRST	75	O	Microchannel reset signal. The "OR" of the power-up reset and the reset function built into Port 96H.
M60STR #	83	I	Model 60 strap. When low, the 82303 will drive Port 96H data in either a Port 96 or 97H read. (This is in keeping with the Model 50/60 definition.) When high, the 82303 will remain tri-stated during a Port 97H read.
CDSUWR	80	I	Port 96–97H write strobe.
CDSURD #	81	I	Port 96–97H read strobe.
STROBE, AUTOFC, SLCTIN, INIT	59, 64, 63, 60	O	Parallel port control outputs. These signals are externally buffered with open collector inverters before driving the parallel port connector.
STROBE #, AUTOFC #, SLCTIN #, INIT #	84, 87, 86, 85	I	Parallel port control inputs.
IRQ7 #	51	O	Parallel port interrupt request.
ACK #, ERROR #, BUSY, PE, SLCT	43, 41, 47, 42, 40	I	Parallel port status inputs.
ENEXPP	44	I	Enable parallel port extended mode. Allows parallel port to operate bi-directionally.
PPSEL #	45	I	Parallel port chip select.
PPDREN #	52	O	Enables the external '652 parallel port data buffer to be used bi-directionally. This signal is a function of the Control port direction bit (bit 5) and the ENEXPP input.
PPDWR #, PPRD #	54, 53	O	Parallel port data buffer write/read strobes.
V <sub>DD</sub>	13, 61, 99		Power.
V <sub>SS</sub>	26, 50, 62, 89, 100		Ground.
N.C.	28, 29, 76, 77, 78		No Connect.

82303 100-Pin PQFP Pinout



TOP VIEW

290184-2

**NOTE:**

- 1. N.C. pins must be left not connected.

**82303 PARAMETRICS  
ABSOLUTE MAXIMUM RATINGS\***

Case Temperature Under Bias . . . . -40°C to +85°C  
 Storage Temperature . . . . . -65°C to +150°C  
 Voltage to any Pin  
     with Respect to Ground -0.3V to +(V<sub>CC</sub> + 0.3)V  
 DC Supply Voltage (V<sub>CC</sub>) . . . . . -0.3V to +7.0V  
 DC Input Current . . . . . ±10 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**D.C. CHARACTERISTICS** T<sub>C</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V ±10%

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL</sub>	Input Low Voltage		0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0		V	
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 4 mA (Note 1)
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = 4 mA (Note 1)
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 2 mA (Note 2)
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = 2 mA (Note 2)
I <sub>CC</sub>	Power Supply Current		180	mA	No DC Loads
I <sub>LI</sub>	Input Leakage Current		±10	μA	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>
I <sub>OZ</sub>	TRI-STATE Output Leakage Current		±10	μA	V <sub>SS</sub> < V <sub>OUT</sub> < V <sub>CC</sub>

1

**NOTES:**

1. CDSU # [1:8], XA [0:2, 10:23], XD[0:7].
2. All outputs other than those listed in Note 1.

**82303 A.C. SPECIFICATIONS** T<sub>C</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V ±10%


Symbol	Parameter	Min	Max	C <sub>L</sub> (pF)	Notes
T <sub>1</sub>	PWRUP #, Pulse Width	500			
T <sub>2</sub>	IOR #, IOW #, CDSURD #, CDSUWR Pulse Width	170			
T <sub>3</sub>	Write Data Setup	25			(Note 1)
T <sub>4</sub>	Write Data Hold	10			(Note 2)
T <sub>5</sub>	Read Data Valid Delay		60	100	(Note 3)
T <sub>6</sub>	Read Data Float Delay		40	100	(Note 5)
T <sub>7</sub>	Status Inputs to XD[0:7]		35	100	(Note 6)
T <sub>8</sub>	Write Strobe Delays		35	50	(Note 7)
T <sub>9</sub>	Read Strobe Delays		40	50	(Note 8)
T <sub>11</sub>	PPSEL #, PD Setup to IOR #, IOW # ↓	20			
T <sub>12</sub>	PPSEL #, PD Hold from IOR #, IOW # ↑	5			
T <sub>13</sub>	XA[0:2, 10:23] DLY from ADL # ↓		35	100	
T <sub>14</sub>	A[0:2, 10:23], VGAMS #, MIO # Setup to ADL # ↑	30			
T <sub>17</sub>	CDSU # [1:8] Delay from CDEN #		28	75	
T <sub>18</sub>	IOR # ↑ to ADL # ↓	30			
T <sub>19</sub>	LVGAMS #, LMIO # Delay from ADL # ↓		35	50	

**NOTES:**


1. To IOW # or CDSUWR active, whichever is appropriate.
2. From IOW # or CDSUWR inactive, whichever is appropriate.
3. From IOR # or CDSURD # active, whichever is appropriate.
5. From IOR # or CDSURD # inactive, whichever is appropriate.
6. Parallel port status inputs include SLCT, PE, BUSY, ERROR #, and ACK #.
7. Write strobes include P103WR # and PPDWR #.
8. Read strobes include P103RD #, P101RD #, and PPRD #.

82303 Drive Levels/Measurement Points for A.C. Specifications


Input/Output Pulse Widths



Input Setup and Hold to another Input






**NOTE:**  
Input Waveforms have  $T_R \leq 2.0$  ns from 0.8V to 2.0V.



290184-6


82303 Drive Levels/Masurement Points for A.C. Specifications (Continued)



1

**NOTE:**

T7 is the flow through propagation delay, and thus assumes T5A, is not the limiting parameter.



## APPENDIX 82303 INTERNAL LOGIC DIAGRAMS

These logic diagrams are provided to aid in understanding the basic functionality of the 82303, and should not be used to estimate signal loading, propagation delays, or any other timing behavior.

The clocked latches in the diagrams are functionally equivalent to 7474 type TTL latches. The transparent latches are equivalent to 74373 type TTL latches except that the gate input is active low rather than active high.

The truth table for the combinatorial PAL is as follows:

**RD**

P				P	P	P
P				P	P	P
S	I			D	C	S
E	O	X	X	R	R	R
L	R	A	A	D	D	D
#	#	0	1	#	#	#
0 0 0 0				0 1 1		
0 0 0 1				1 0 1		
0 0 1 0				1 1 0		

					P	P
					O	O
					S	S
S					1	1
E					0	0
L	I				1	3
P	O	X	X	X	R	R
O	R	A	A	A	D	D
S	#	2	1	0	#	#
1 0 0 0 1					0 1	
1 0 0 1 1					1 0	


**WR**

P				P	P
P				P	P
S	I			D	C
E	O	X	X	W	W
L	W	A	A	R	R
#	#	0	1	#	#
0 0 0 0				0 1	
0 0 0 1				1 0	

					P
					O
					S
S					1
E					0
L	I				3
P	O	X	X	X	W
O	W	A	A	A	R
S	#	2	1	0	#
1 0 0 1 1					0




**Address Latch**  
Transparent Latch × 19



290184-11

1

**Card Setup Port**



290184-12

