Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

R8C/36A Group RENESAS MCU

1. Overview

1.1 Features

The R8C/36A Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/36A Group have data flash (1 KB \times 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/36A Group

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/36A Group.

Table 1.1 Specifications for R8C/36A Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core• Number of fundamental instructions: 89• Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)• Multiplier: 16 bits × 16 bits \rightarrow 32 bits• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits \rightarrow 32 bits• Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/36A Group
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	 Input-only: 1 pin CMOS I/O ports: 59, selectable pull-up resistor
Clock	Clock generation circuits	 3 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, low-speed on- chip oscillator), wait mode, stop mode
Interrupts		Real-time clock (timer RE) • Interrupt Vectors: 69 • External: 9 sources (INT × 5, key input × 4) • Priority levels: 7 levels
Watchdog Tim	er	 14 bits × 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	 1 channel Activation sources: 39 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one- shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits x 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)

Item Function		Specification		
Timer	Timer RE	8 bits × 1 Output compare mode		
	Timer RF	16 bits × 1 Input capture mode (input capture circuit), output compare mode (output compare circuit)		
	Timer RG	16 bits × 1 Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder)		
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 channel		
Interface	UART2	Clock synchronous serial I/O, UART, I ² C mode (I ² C bus), multiprocessor communication function		
Synchronous Communicati	Serial on Unit (SSU)	1 (shared with I ² C bus)		
I ² C bus		1 (shared with SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
D/A Converte	er	8-bit resolution × 2 circuits		
Comparator A		 2 circuits (shared with voltage monitor 1 and voltage monitor 2) External reference voltage input available 		
Comparator E	3	2 circuits		
Flash Memor	у	 Programming and erasure voltage: VCC = 2.7 to 5.5 V Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function (data flash) 		
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)		
Current consumption		Typ. 7.0 mA (VCC = 5.0 V, $f(XIN) = 20 \text{ MHz}$) Typ. 3.5 mA (VCC = 3.0 V, $f(XIN) = 10 \text{ MHz}$) Typ. 4.0 μ A (VCC = 3.0 V, wait mode ($f(XCIN) = 32 \text{ kHz}$)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode)		
Operating An	nbient Temperature	-20 to 85°C (N version)		
Package		64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A)		

Table 1.2 Specifications for R8C/36A Group (2)

Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/36A Group

1.2 Product List

Table 1.3 lists Product List for R8C/36A Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/36A Group.

ROM Capacity RAM Part No. Package Type Remarks Capacity Program ROM Data flash R5F21364ANFP (D) 16 Kbytes 1 Kbyte x 4 1.5 Kbytes PLQP0064KB-A N version R5F21365ANFP (D) 24 Kbytes 1 Kbyte x 4 2 Kbytes PLQP0064KB-A R5F21366ANFP (D) 32 Kbytes 1 Kbyte x 4 2.5 Kbytes PLQP0064KB-A 1 Kbyte × 4 R5F21367ANFP (D) 48 Kbytes 4 Kbytes PLQP0064KB-A 1 Kbyte $\times \overline{4}$ R5F21368ANFP (D) 64 Kbytes 6 Kbytes PLQP0064KB-A 1 Kbyte $\times 4$ R5F2136AANFP (D) 96 Kbytes 8 Kbytes PLQP0064KB-A R5F2136CANFP (D) 128 Kbytes 1 Kbyte x 4 10 Kbytes PLQP0064KB-A 1 Kbyte $\times \overline{4}$ R5F21364ANFA (D) 16 Kbytes 1.5 Kbytes PLQP0064GA-A R5F21365ANFA (D) 24 Kbytes 1 Kbyte x 4 2 Kbytes PLQP0064GA-A 1 Kbyte x 4 2.5 Kbytes PLQP0064GA-A R5F21366ANFA (D) 32 Kbytes R5F21367ANFA (D) 48 Kbytes 1 Kbyte x 4 4 Kbytes PLQP0064GA-A R5F21368ANFA (D) 64 Kbytes 1 Kbyte x 4 6 Kbytes PLQP0064GA-A R5F2136AANFA (D) 96 Kbytes 1 Kbyte x 4 8 Kbytes PLQP0064GA-A 1 Kbyte $\times \overline{4}$ R5F2136CANFA (D) 128 Kbytes 10 Kbytes PLQP0064GA-A

Table 1.3 Product List for R8C/36A Group

(D): Under development





Figure 1.1 Part Number, Memory Size, and Package of R8C/36A Group

Current of Sep. 2009

R8C/36A Group

1.3 **Block Diagram**

Figure 1.2 shows a Block Diagram.





Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/36A Group

1.4 **Pin Assignment**

Figure 1.3 shows Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number.




Figure 1.3 **Pin Assignment (Top View)**

			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit
1		P3_0		(TRAO/TRGCLKA)				
2		P4_2						VREF
3	MODE							
4	(XCIN)	P4_3						
5	(XCOUT)	P4_4						
6	RESET							
7	XOUT	P4_7						
8	VSS/AVSS							
9	XIN	P4_6						
10	VCC/AVCC							
11		P5_4		(TRCIOD)				
12		P5_3		(TRCIOC)				
13		P5_2		(TRCIOB)				
14		P5_1		(TRCIOA/TRCTRG)				
15		P5_0		(TRCCLK)	(T)(D)(0) 0)			
16		P3_7		TRAO	(TXD2/SDA2/ RXD2/SCL2)	SSO	SDA	
17		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
18		P3_4		(TRCIOC)	(TXD2/SDA2/ RXD2/SCL2)	SSI		IVREF3
19		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
20		P2_7		(TRDIOD1)				
21		P2_6		(TRDIOC1)				
22		P2_5		(TRDIOB1)				
23		P2_4		(TRDIOA1)				
24		P2_3		(TRDIOD0)				
25		P2_2		(TRCIOD/TRDIOB0)				
26		P2_1		(TRCIOC/TRDIOC0)				
27		P2_0	(INT1)	(TRCIOB/TRDIOA0/ TRDCLK)				
28		P3_6	(INT1)					
29		P3_1		(TRBO)				
30		P8_6						
31		P8_5		(TRFO12)				
32		P8_4		(TRFO11)				
33		P8_3		(TRFI/TRFO10)				
34		P8_2		(TRF002)				
35		P8_1		(TRF001)				
36		P8_0	(1) == - >	(TRFO00)				
37		P6_7	(INT3)	(TRCIOD)				
38		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)			
39		P6_5	INT4	(TRCIOB)	(CLK2/CLK1)			

Table 1.4Pin Name Information by Pin Number (1)

Note:

1. Can be assigned to the pin in parentheses by a program.

		1		I/O Pin Func	tions for Periphe	eral Mod	lules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	l ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit
40		P4_5	INTO		(RXD2/SCL2)			ADTRG
41		P1_7	INT1	(TRAIO)				IVCMP1
42		P1_6			(CLK0)			LVCOUT2/ IVREF1
43		P1_5	(INT1)	(TRAIO)	(RXD0)			
44		P1_4		(TRCCLK)	(TXD0)			
45		P1_3	KI3	TRBO (/TRCIOC)				AN11/ LVCOUT1
46		P1_2	KI2	(TRCIOB)				AN10/LVREF
47		P1_1	KI1	(TRCIOA/TRCTRG)				AN9/LVCMP2
48		P1_0	KI0	(TRCIOD)				AN8/LVCMP1
49		P0_7		(TRCIOC)				AN0/DA1
50		P0_6		(TRCIOD)				AN1/DA0
51		P0_5		(TRCIOB)				AN2
52		P0_4		TREO(/TRCIOB)				AN3
53		P0_3		(TRCIOB)	(CLK1)			AN4
54		P0_2		(TRCIOA/TRCTRG)	(RXD1)			AN5
55		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6
56		P0_0		(TRCIOA/TRCTRG)				AN7
57		P6_4			(RXD1)			
58		P6_3			(TXD1)			
59		P6_2			(CLK1)			
60		P6_1						
61		P6_0		(TREO)				
62		P5_7		(TRGIOB)				
63		P5_6		(TRAO/TRGIOA)				
64		P3_2	(INT1/ INT2)	(TRAIO/TRGCLKB)				

Pin Name Information by Pin Number (2) Table 1.5

Note:

1. Can be assigned to the pin in parentheses by a program.

R8C/36A Group

1.5 Pin Functions

Tables 1.6 and 1.7 list Pin Functions.

Table 1.6Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input XIN clock output	XIN XOUT	I I/O	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. ⁽¹⁾ To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O.
XCIN clock output	XCOUT	0	Connect a crystal oscillator between the XCIN and XCOUT pins. ⁽¹⁾ To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RC	TRCCLK	I	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	0	Divided clock output pin.
Timer RF	TRFO00, TRFO10, TRFO01,TRFO11, TRFO02,TRFO12	0	Timer RF output pins.
	TRFI	1	Timer RF input pin.
Timer RG	TRGIOA, TRGIOB	I/O	Timer RG I/O ports.
	TRGCLKA, TRGCLKB	I	External clock input pints.
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins.
	RXD0, RXD1, RXD2	I	Serial data input pins.
	TXD0, TXD1, TXD2	0	Serial data output pins.
	CTS2	I	Transmission control input pin.
	RTS2	0	Reception control output pin.
	SCL2	I/O	I ² C mode clock I/O pin.
	SDA2	I/O	I ² C mode data I/O pin.

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.


Table 1.7	Pin Functions (2)
-----------	-------------------

Item	Pin Name	I/O Type	Description
SSU	SSI	I/O	Data I/O pin.
	SCS	I/O	Chip-select signal I/O pin.
	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter.
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter.
	ADTRG	I	AD external trigger input pin.
D/A converter	DA0, DA1	0	D/A converter output pins.
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins.
	LVREF	1	Comparator A reference voltage input pin.
	LVCOUT1, LVCOUT2	0	Comparator A output pins.
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins.
	IVREF1, IVREF3	I	Comparator B reference voltage input pins.
Voltage detection circuit	LVCMP2	I	Detection voltage input pin for voltage detection 2.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2		Input-only ports.

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



Under development Preliminary specification Specifications in this manual are tentative and subject to change.

R8C/36A Group

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

R8C/36A Group

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/36A Group


Figure 3.1 is a Memory Map of R8C/36A Group. The R8C/36A Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



REJ03B0265-0110 Rev.1.10 Sep 28, 2009 **RENESAS** Page 14 of 55

R8C/36A Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 list the ID Code Areas and Option Function Select Area.

Table 4.1	SFR	Information	(1)) (1)
			١	

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb ⁽²⁾
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h			
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh		00000	
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h		00005	
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h			
002Ah 002Bh			
002Ch			
002Dh			
002Eh 002Fh			
	Voltage Monitor Circuit/Comparator & Control Begister		00b
0030h 0031h	Voltage Monitor Circuit/Comparator A Control Register Voltage Monitor Circuit Edge Select Register	CMPA VCAC	00h 00h
0031h 0032h	Vonage mornior Oricuit Luge Select Register	VCAC	
0032h 0033h	Voltage Detect Register 1	VCA1	00001000b
0033h 0034h	Voltage Detect Register 1	VCA1 VCA2	0000100000 00h ⁽⁴⁾
		VCAZ	00100000b ⁽⁵⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
			1100X011b ⁽⁵⁾
	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.

3. The CSPROINI bit in the OFS register is set to 0.

4. The LVDAS bit in the OFS register is set to 1.

5. The LVDAS bit in the OFS register is set to 0.

Table 4.2SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
004111 0042h		TMIRDTIC	~~~~~000b
0042h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004En	9	SSUIC/IICIC	XXXXX000b
	SSU Interrupt Control Register/IIC bus Interrupt Control Register ⁽²⁾		
0050h	Timer RF Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INTIIC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXX000b
	Timer RF Compare 0 Interrupt Control Register	CMPOIC	
005Ch			XXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	Timer RF Capture Interrupt Control Register	CAPIC	XXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0000h			
0067h 0068h			
0069h			
006Ah			
006Bh	Timer RG Interrupt Control Register	TRGIC	XXXXX000b
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1/Compare A1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072h	Voltage Monitor 2/Compare A2 Interrupt Control Register	VCMP2IC	XXXXX000b
0073h	voltage monitor 2/00mpare A2 interrupt control Register	V GIVIF ZIG	~~~~~~
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Dh			
007Ch			
007Eh 007Fh			

X: Undefined Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.3SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0087h	DTC Activation Enable Desister 0	DTCENO	00h
	DTC Activation Enable Register 0	DTCENO	
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	5		
0090h	Timer RF Register	TRF	00h
0091h			00h
0091h			0011
0093h			
0094h			
0095h			
0096h			
0097h			
0098h		1	
0099h			
009Ah	Timer RF Control Register 0	TRFCR0	00h
009Bh	Timer RF Control Register 1	TRFCR1	00h
		TRFM0	00h
009Ch	Capture and Compare 0 Register	IRFINO	
009Dh			00h
009Eh	Compare 1 Register	TRFM1	FFh
009Fh			FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00/12h		0015	XXh
		11000	
00A4h	UART0 Transmit/Receive Control Register 0	UOCO	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ADh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h		1	
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BCh		U2SMR4	
	UART2 Special Mode Register 3		000X0X0Xb
00BEh	UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR2	X000000b
00BFh		U2SMR	X000000b

X: Undefined

Note:

Table 4.4SFR Information (4) (1)

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	0		000000XXb
	A/D Register 2	AD2	XXh
00C5h		7.82	000000XXb
	A/D Register 3	AD3	XXh
	A/D Register 5	AD3	
00C7h			000000XXb
	A/D Register 4	AD4	XXh
00C9h			000000XXb
	A/D Register 5	AD5	XXh
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	C C C C C C C C C C C C C C C C C C C		00000XXb
00D0h			
00D1h			
00D1h			
00D2h 00D3h			
	A/D Mada Dagistar		looh
	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	1100000b
	A/D Control Register 0	ADCON0	00h
	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh	·		
00DBh			
	D/A Control Register	DACON	00h
00DDh	D/A Control Register	BACON	0011
00DDh 00DEh			
00DFh			
	Port P0 Register	P0	XXh
	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
	Port P2 Register	P2	XXh
	Port P3 Register	P3	XXh
	Port P2 Direction Register	PD2	00h
	Port P3 Direction Register	PD3	00h
	Port P4 Register	P4	XXh
	Port P5 Register	P5	XXh
	Port P4 Direction Register	PD4	00h
	Port P5 Direction Register	PD5	00h
	Port P6 Register	P6	XXh
00EDh			
	Port P6 Direction Register	PD6	00h
00EFh		·	
	Port P8 Register	P8	XXh
00F1h			7001
	Port P8 Direction Register	PD8	00b
	Port P8 Direction Register	אטא	00h
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h		Ì	
00F9h			
00FAh			
00FAn 00FBh			
00FCh			
00FDh			
00FEh			
001 E.I.			

X: Undefined Note:

Table 4.5SFR Information (5) (1)

Address	Register	Symbol	After Reset			
0100h	Timer RA Control Register	TRACR	00h			
0101h	Timer RA I/O Control Register	TRAIOC 00h				
0102h	Timer RA Mode Register	TRAMR 00h				
0103h	Timer RA Prescaler Register	TRAPRE FFh				
0104h	Timer RA Register	TRA	FFh			
0105h	LIN Control Register 2	LINCR2	00h			
0106h	LIN Control Register	LINCR	00h			
0107h	LIN Status Register	LINST	00h			
0108h	Timer RB Control Register	TRBCR	00h			
0100h	Timer RB One-Shot Control Register	TRBOCR	00h			
01090 010Ah	Timer RB I/O Control Register	TRBIOC	00h			
010Bh	Timer RB Mode Register	TRBMR	00h			
010Ch	Timer RB Prescaler Register	TRBPRE	FFh			
010Dh	Timer RB Secondary Register	TRBSC	FFh			
010Eh	Timer RB Primary Register	TRBPR	FFh			
010Fh						
0110h						
0111h						
0112h						
0112h						
0113h						
0115h						
0116h						
0117h						
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h			
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h			
011Ah	Timer RE Hour Data Register	TREHR	00h			
011Bh	Timer RE Day of Week Data Register	TREWK	00h			
011Ch	Timer RE Control Register 1	TRECR1	00h			
011Dh	Timer RE Control Register 2	TRECR2	00h			
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b			
011En		TRECSR	00010000			
	T DOM L D 1	TROMP	01001000			
0120h	Timer RC Mode Register	TRCMR	01001000b			
0121h	Timer RC Control Register 1	TRCCR1	00h			
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b			
0123h	Timer RC Status Register	TRCSR	01110000b			
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b			
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b			
0126h	Timer RC Counter	TRC	00h			
0127h			00h			
0128h	Timer RC General Register A	TRCGRA	FFh			
0120h		INCORA	FFh			
		TROOPR				
012Ah	Timer RC General Register B	TRCGRB	FFh			
012Bh			FFh			
012Ch	Timer RC General Register C	TRCGRC	FFh			
012Dh			FFh			
012Eh	Timer RC General Register D	TRCGRD	FFh			
012Fh			FFh			
0130h	Timer RC Control Register 2	TRCCR2	00011000b			
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h			
0132h	Timer RC Output Master Enable Register	TRCOER	0111111b			
0132h	Timer RC Trigger Control Register	TRCADCR	00h			
0133h 0134h		TRUADUR				
	Times DD Control Function Deniet	TODEOD	0.01			
0135h	Timer RD Control Expansion Register	TRDECR	00h			
0136h	Timer RD Trigger Control Register	TRDADCR	00h			
0137h	Timer RD Start Register	TRDSTR	11111100b			
0138h	Timer RD Mode Register	TRDMR	00001110b			
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b			
013Ah	Timer RD Function Control Register	TRDFCR	1000000b			
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh			
013Dh	Timer RD Output Master Enable Register 2	TRDOER2	0111111b			
013Dh	Timer RD Output Control Register	TRDOCR	00h			
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h			
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h			

Note:

Table 4.6SFR Information (6) (1)

Address	Register	Symbol	After Reset			
0140h	Timer RD Control Register 0	TRDCR0	00h			
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b			
0142h	Timer RD I/O Control Register C0	TRDIORC0 10001000b				
0143h	Timer RD Status Register 0	TRDSR0 11100000b				
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b			
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b			
0146h	Timer RD Counter 0	TRD0	00h			
0147h			00h			
0148h	Timer RD General Register A0	TRDGRA0	FFh			
0149h			FFh			
014Ah	Timer RD General Register B0	TRDGRB0	FFh			
014Bh			FFh			
014Ch	Timer RD General Register C0	TRDGRC0	FFh			
014Dh			FFh			
014Eh	Timer RD General Register D0	TRDGRD0	FFh			
014Fh			FFh			
0150h	Timer RD Control Register 1	TRDCR1	00h			
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b			
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b			
0153h	Timer RD Status Register 1	TRDSR1	1100000b			
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b			
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b			
0156h	Timer RD Counter 1	TRD1	00h			
0157h			00h			
0158h	Timer RD General Register A1	TRDGRA1	FFh			
0159h		_	FFh			
015Ah	Timer RD General Register B1	TRDGRB1	FFh			
015Bh		_	FFh			
015Ch	Timer RD General Register C1	TRDGRC1	FFh			
015Dh			FFh			
015Eh	Timer RD General Register D1	TRDGRD1	FFh			
015Fh	······································		FFh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h			
0161h	UART1 Bit Rate Register	U1BRG	XXh			
0162h	UART1 Transmit Buffer Register	U1TB	XXh			
0163h		0.12	XXh			
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b			
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b			
0166h	UART1 Receive Buffer Register	U1RB	XXh			
0167h		0 IRB	XXh			
0168h						
0169h						
0169h						
016An 016Bh						
016Bh 016Ch						
016Ch 016Dh						
016Eh						
016Fh	Timer DC Made Degister	TROMP	0100000-			
0170h	Timer RG Mode Register	TRGMR	0100000b			
0171h	Timer RG Count Control Register	TRGCNTC	00h			
0172h	Timer RG Control Register	TRGCR	1000000b			
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b			
0174h	Timer RG Status Register	TRGSR	11100000b			
0175h	Timer RG I/O Control Register	TRGIOR	00h			
0176h	Timer RG Counter	TRG	00h			
0177h			00h			
0178h	Timer RG General Register A	TRGGRA	FFh			
0179h			FFh			
017Ah	Timer RG General Register B	TRGGRB	FFh			
017Bh			FFh			
017Ch	Timer RG General Register C	TRGGRC	FFh			
017Dh			FFh			
017Eh	Timer RG General Register D	TRGGRD	FFh			
01/En	Timer NG General Negister D	INCOME				

X: Undefined

Note:

Table 4.7SFR Information (7) (1)

Address	Register	Symbol	After Reset			
0180h	Timer RA Pin Select Register	TRASR	00h			
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h			
0182h	Timer RC Pin Select Register 0	TRCPSR0 00h				
0183h	Timer RC Pin Select Register 1	TRCPSR1 00h				
0184h	Timer RD Pin Select Register 0	TRDPSR0 00h				
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h			
0186h	Timer Pin Select Register	TIMSR	00h			
0187h	Timer RF Output Control Register	TRFOUT	00h			
0188h	UART0 Pin Select Register	U0SR	00h			
0189h	UART1 Pin Select Register	U1SR	00h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h			
018Bh	UART2 Pin Select Register 1	U2SR1	00h			
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h			
018Dh						
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h			
018Fh	I/O Function Pin Select Register	PINSR	00h			
0190h		TINOK	0011			
0190h						
0192h	SS Dit Counter Degister	CODD	11111000b			
0193h	SS Bit Counter Register	SSBR	11111000b			
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh			
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh			
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh			
0197h	SS Receive Data Register H (2)	SSRDRH	FFh			
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h			
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b			
019Ah		SSMR / ICMR	00010000b / 00011000b			
	SS Mode Register / IIC bus Mode Register ⁽²⁾					
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h			
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b			
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h			
019Eh						
019Fh						
01A0h						
01A1h						
01A2h						
01A3h						
01A4h						
01A5h						
01A6h						
01A7h						
01A8h						
01A9h						
01A9h						
01AAn 01ABh						
01ACh		+				
01ADh						
01AEh						
01AFh						
01B0h						
01B1h						
01B2h	Flash Memory Status Register	FST	10000X00b			
01B3h						
01B4h	Flash Memory Control Register 0	FMR0	00h			
01B5h	Flash Memory Control Register 1	FMR1	00h			
01B6h	Flash Memory Control Register 2	FMR2	00h			
01B7h						
01B8h						
01B9h						
01BAh		1				
01BBh		1				
01BCh						
01BDh						
01BEh						
01BFh						

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8SFR Information (8) (1)

R8C/36A Group

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D3h			
01D5h			
01D6h			
01D0h			
01D8h			
01D9h			
01D3h			
01DAn 01DBh			
01DBh 01DCh			
01DDh			
01DDh 01DEh			
01DEh 01DFh			
01DFh 01E0h	Dull Un Control Deviator 0	PUR0	006
01E0n	Pull-Up Control Register 0 Pull-Up Control Register 1	PUR1	00h 00h
01E2h	Pull-Up Control Register 2	PUR2	00h
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	Drive Capacity Control Register 2	DRR2	00h
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h	-		
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
UIFDD			
01FDh 01FEh	Key Input Enable Register 0	KIEN	00h

X: Undefined

Note:

SFR Information (9)⁽¹⁾ Table 4.9

Table 4.9	SFR Information (9) (1)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C3111 2C40h	DTC Control Data 0	DTCD0	XXh
2C401 2C41h		51050	XXh
2C4111 2C42h	4		XXh
2C42h 2C43h	4		XXh
2C43h 2C44h	4		XXh
2C44h 2C45h	4		XXh
2C45h			XXh
2C47h	DTO Operated Data 4	DTODA	XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h	•		XXh
2C4Ah	•		XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh	1		XXh
2C5Ch	1		XXh
2C5Dh	1		XXh
2C5Eh	4		XXh
205Eh	4		XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C60h		01004	XXh
2C61h 2C62h	4		XXh
2C62h 2C63h	4		XXh
	4		
2C64h	4		XXh
2C65h	4		XXh
2C66h	4		XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
			XXh
2C6Bh			
2C6Bh 2C6Ch			XXh
2C6Bh			XXh XXh
2C6Bh 2C6Ch			

X: Undefined

Note:

Table 4.10SFR Information (10) (1)

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h	•		XXh
2070h	-		XXh
	DTO Octated Data 7	DTOD7	
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	•		XXh
2C82h	4		XXh
	4		
2C84h	4		XXh
2C85h	4		XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch	•		XXh
2C8Dh	-		XXh
	•		
2C8Eh	•		XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h	•		XXh
	DTO Control Data 44	DTOD44	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh	1		XXh
2C9Fh	1		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	· · · · · · · · · · · · · · · · · · ·		XXh
2CA11	4		XXh
	4		
2CA3h	4		XXh
2CA4h	4		XXh
2CA5h	4		XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h	1		XXh
2CAAh	1		XXh
2CABh	1		XXh
2CADh 2CACh	4		XXh
2CACh 2CADh	4		XXh
	4		
2CAEh	4		XXh
2CAFh			XXh
Y: Undofined			

X: Undefined

Note:

Table 4.11SFR Information (11) (1)

Address		Sympol	After Deest
Address 2CB0h	Register DTC Control Data 14	Symbol DTCD14	After Reset XXh
2CB0h		DIGDI4	XXh
2CB1h 2CB2h			XXh
2CB2h			XXh
2CB3h 2CB4h			XXh
2CB4II 2CB5h			XXh
2CB5h			XXh
2CB7h	DTO Ocastral Data 45	DTOD45	XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh	•		XXh
2CBBh	•		XXh
2CBCh			XXh
2CBDh	•		XXh
2CBEh	•		XXh
2CBFh		D70D/0	XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	4		XXh
2CC3h	4		XXh
2CC4h	4		XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h	1		XXh
2CDAh	1		XXh
2CDBh	1		XXh
2CDCh	1		XXh
2CDDh	1		XXh
2CDEh	1		XXh
2CDFh	1		XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h	1		XXh
2CE3h	4		XXh
2CE4h	4		XXh
2CE4n 2CE5h	4		XXh
2CE5h	4		XXh
2CE6n 2CE7h	4		XXh
2CE7h 2CE8h	DTC Control Data 21	DTCD21	XXh
2CE8h 2CE9h			XXh
	4		
2CEAh	4		XXh
2CEBh	4		XXh
2CECh	4		XXh
2CEDh	4		XXh
2CEEh	4		XXh
2CEFh			XXh

X: Undefined

Note:

Table 4.12SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh	1		XXh
2CFFh	1		XXh
2D00h			
:		•	•

2FFFh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:		01.02	
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

 The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

R8C/36A Group

5. **Electrical Characteristics**

Absolute Maximum Ratings Table 5.1

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)	°C
Tstg	Storage temperature		-65 to 150	°C

Quarter					Qualitization		Standard	1	11.20
Symbol		Р	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	—	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
Viн	Input "H" voltage	Other th	an CMOS ii	nput		0.8 Vcc	_	Vcc	V
	input sw fut		Input level		$4.0~V \leq Vcc \leq 5.5~V$	0.5 Vcc		Vcc	V
		input	switching		$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	_	Vcc	V
		function (I/O port)		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	—	Vcc	V	
			(i/O port)	Input level selection:	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	—	Vcc	V
				0.5 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.7 Vcc		Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.8 Vcc		Vcc	V
				Input level selection:	$4.0~V \leq Vcc \leq 5.5~V$	0.85 Vcc	—	Vcc	V
				0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.85 Vcc	—	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.85 Vcc	—	Vcc	V
VIL	Input "L" voltage		an CMOS ii			0	—	0.2 Vcc	V
		CMOS	Input level		$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.2 Vcc	V
		input	switching function	0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.2 Vcc	V
			(I/O port)		$1.8~V \leq Vcc < 2.7~V$	0		0.2 Vcc	V
			(· - I - 7	Input level selection:	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.4 Vcc	V
				0.5 Vcc Input level selection: 0.7 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0	—	0.3 Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	—	0.2 Vcc	V
					$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.55 Vcc	V
					$2.7 V \le Vcc < 4.0 V$	0	—	0.45 Vcc	V
	Deels even evenue	61 122	Curra of all		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0		0.35 Vcc	V
IOH(sum)	Peak sum output current	"H"	Sum of all	pins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	pins IOH(avg)		—	—	-80	mA
OH(peak)	Peak output "H" o	urrent	Drive capa	city Low				-10	mA
			Drive capa	city High		_	_	-40	mA
IOH(avg)	Average output "I	- 1"	Drive capa	city Low		_	—	-5	mA
	current		Drive capa	city High				-20	mA
IOL(sum)	Peak sum output current	"L"	Sum of all	pins IOL(peak)		—	—	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	pins IOL(avg)		—	—	80	mA
OL(peak)	Peak output "L" c	urrent	Drive capa	city Low		_		10	mA
			Drive capa	•		_	_	40	mA
OL(avg)	Average output "I	**	Drive capa			_	_	5	mA
	current		Drive capa	city High				20	mA
f(XIN)	XIN clock input or	scillation			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_		20	MH:
			-		$1.8~V \leq Vcc < 2.7~V$	_	—	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$		32.768	50	kHz
	System clock free				$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$			20	MH:
		-			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	_	—	5	MHz
f(BCLK)	CPU clock freque	ency			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	—	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$		_	5	MHz

Table 5.2 Recommended Operating Conditions (1)

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.




Figure 5.1	Ports P0 to P6, P8 Timing Measurement Circuit
------------	---

Symbol	Parameter		Conditions		Standard		Unit	
Symbol	Parameter		Cond	illions	Min.	Min. Typ. Max.	Max.	Onit
_	Resolution		Vref = AVCC		_	—	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input		_	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input		—	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input		_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input		_	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	_	—	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVCC} \leq$	≤ 5.5 V ⁽²⁾	2	—	20	MHz
			3.2 V ≤ Vref = AVCC ≤	≤ 5.5 V ⁽²⁾	2		16	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	≤ 5.5 V ⁽²⁾	2	—	10	MHz
			$2.2 \text{ V} \leq \text{Vref} = \text{AVcc} \leq$	≤ 5.5 V ⁽²⁾	2	—	5	MHz
_	Tolerance level impedance	Э				3	—	kΩ
DNL	Differential non-linearity er	ror			_	—	±1	LSB
tCONV	Conversion time	10-bit mode	$V_{ref} = AV_{CC} = 5.0 V$, $\phi_{AD} = 20 MHz$		2.15		—	μs
		8-bit mode	$V_{ref} = AV_{CC} = 5.0 \text{ V}, \phi_{AD} = 20 \text{ MHz}$		2.15	—	—	μS
t SAMP	Sampling time		φad = 20 MHz		0.75	—	—	μS
Vref	Vref current Vcc = 5.0 V, XIN = f1 = ϕ AD = 20 MHz			45	—	μA		
Vref	Reference voltage				2.2		AVcc	V
Via	Analog input voltage (3)				0	_	Vref	V

Table 5.3 A/D Converter Characteristics

Notes:

R8C/36A Group

1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and T_{opr} = -20 to 85°C (N version), unless otherwise specified.

2. When the CPU and flash memory stop, the A/D conversion result will be undefined.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

R8C/36A Group

Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	Unit
—	Resolution		—	—	8	Bit
—	Absolute accuracy		_	_	2.5	LSB
tsu	Setup time		—	—	3	μs
Ro	Output resistor		—	6		kΩ
IVref	Reference power input current	(Note 2)	_	_	1.5	mA

Table 5.4D/A Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version), unless otherwise specified.

2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator A Electrical Characteristics

Symbol	Parameter	Condition		Unit			
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit	
LVREF	External reference voltage input range		1.4	_	Vcc	V	
LVCMP1, LVCMP2	External comparison voltage input range		-0.3	_	Vcc + 0.3	V	
—	Offset		_	50	200	mV	
—	Comparator output delay time (2)	At falling, VI = Vref – 100 mV	_	3	_	μS	
		At falling, $VI = Vref - 1 V$ or below	_	1.5	_	μS	
		At rising, VI = Vref + 100 mV	_	2	_	μS	
		At rising, VI = Vref + 1 V or above	_	0.5	_	μS	
—	Comparator operating current	Vcc = 5.0 V	_	0.5	_	μA	

Notes:

1. Vcc = 2.7 to 5.5 V and T_{opr} = -20 to 85°C (N version), unless otherwise specified.

2. When the digital filter is disabled.

Table 5.6 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Falameter	Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
—	Offset		—	5	100	mV
td	Comparator output delay time (2)	VI = Vref ± 100 mV	—	0.1	—	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	—	17.5	—	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version), unless otherwise specified.

2. When the digital filter is disabled.

Cumhal	Parameter	Canditiana		L las it			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
_	Program/erase endurance (2)		1,000 (3)	—	—	times	
_	Byte program time		—	80	—	μS	
_	Block erase time		—	0.3	—	S	
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms	
—	Interval from erase start/restart until following suspend request		33	_	—	ms	
_	Suspend interval necessary for auto- erasure to complete		33	_	—	ms	
_	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μs	
_	Program, erase voltage		2.7		5.5	V	
_	Read voltage		1.8	_	5.5	V	
_	Program, erase temperature		0		60	°C	
_	Data hold time (7)	Ambient temperature = 55°C	20	_	_	year	

Table 5.7 Flash Memory (Program ROM) Electrical Characteristics

Notes:

R8C/36A Group

1. Vcc = 2.7 to 5.5 V and T_{opr} = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (2)		10,000 (3)	_	—	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		—	160	—	μS
_	Byte program time (program/erase endurance > 1,000 times)		—	300	—	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	—	s
—	Block erase time (program/erase endurance > 1,000 times)		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		33	_	—	ms
_	Suspend interval necessary for auto- erasure to complete		33		—	ms
_	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7		5.5	V
_	Read voltage		1.8	_	5.5	V
	Program, erase temperature		-20	_	85	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	_	—	year

Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

R8C/36A Group

1. Vcc = 2.7 to 5.5 V and T_{opr} = -20 to 85°C (N version), unless otherwise specified.

2. Definition of programming/erasure endurance


The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).


3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)

- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.





Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 ⁽²⁾		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.65	2.85	3.00	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time ⁽⁴⁾	At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V		1.5		μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			—	100	μS

Table 5.9 Voltage Detection 0 Circuit Electrical Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 $^\circ C$ (N version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.10 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falailletei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 ⁽²⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 ⁽²⁾	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽²⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽²⁾	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 ⁽²⁾	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽²⁾	At the falling of Vcc	2.90	3.10	3.30	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.05	3.25	3.45	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.20	3.40	3.60	V
	Voltage detection level Vdet1_9 ⁽²⁾	At the falling of Vcc	3.35	3.55	3.75	V
	Voltage detection level Vdet1_A ⁽²⁾	At the falling of Vcc	3.50	3.70	3.90	V
	Voltage detection level Vdet1_B ⁽²⁾	At the falling of Vcc	3.65	3.85	4.05	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.80	4.00	4.20	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.95	4.15	4.35	V
	Voltage detection level Vdet1_E ⁽²⁾	At the falling of Vcc	4.10	4.30	4.50	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.25	4.45	4.65	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected		0.07	—	V
		Vdet1_6 to Vdet1_F selected		0.10	—	V
—	Voltage detection 1 circuit response time ⁽³⁾	At the falling of Vcc from 5.0 V to (Vdet1_0 - 0.1) V		60	150	μS
	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V		1.7	—	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		_		100	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
Vdet2	Voltage detection level Vdet2_0 ⁽²⁾	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet2_EXT (2)	At the falling of LVCMP2	1.20	1.34	1.48	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	—	V
	Voltage detection 2 circuit response time (3)	At the falling of Vcc from 5.0 V to (Vdet2_0 - 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		_	-	100	μS

Table 5.11 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version).

2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.

3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.


4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition -		Unit		
			Min.	Тур.	Max.	Onic
trth	External power Vcc rise gradient		0	_	50,000	mV/msec

Notes:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to **6. Voltage Detection Circuit** of Hardware Manual (REJ09B0480) for details.

2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time	$VCC = 5.0 \text{ V}, \text{ Topr} = 25^{\circ}C$	_	30	100	μS
—	Self power consumption at oscillation	$VCC = 5.0 V$, $Topr = 25^{\circ}C$	_	2	_	μA

Note:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Condition		Standard		Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		_	_	2,000	μS

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25° C.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Currente e l	Demonstra	-	Conditions		Standard		Link
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time	Э		4	—	—	tCYC ⁽²⁾
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising	Master		—	—	1	tcyc (2)
	time	Slave		—	—	1	μs
tFALL	SSCK clock falling	Master		—	_	1	tcyc (2)
	time	Slave		—	_	1	μs
tsu	SSO, SSI data input s	etup time		100	—	—	ns
tн	SSO, SSI data input h	old time		1	_	—	tcyc (2)
t LEAD	SCS setup time	Slave		1tcyc + 50	_	—	ns
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns
top	SSO, SSI data output	delay time		—	—	1	tcyc (2)
tSA	SSI slave access time)	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	_	1.5tcyc + 100	ns
			$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	—	_	1.5tcyc + 200	ns
tor	SSI slave out open tir	ne	$2.7~V \leq Vcc \leq 5.5~V$	—	—	1.5tcyc + 100	ns
			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	1.5tcyc + 200	ns


Table 5.15	Timing Requirements of Synchronous Serial Communication Unit (SSU)
------------	--

Notes:

R8C/36A Group

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and T_{opr} = –20 to 85°C (N version), unless otherwise specified.

2. 1tCYC = 1/f1(s)







Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)






Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Symbol	Parameter	Condition	5	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
tsc∟	SCL input cycle time		12tcyc + 600 (2)	_	—	ns	
t SCLH	SCL input "H" width		3tcyc + 300 (2)	—	—	ns	
tSCLL	SCL input "L" width		5tcyc + 500 (2)	_	—	ns	
tsf	SCL, SDA input fall time		—	—	300	ns	
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (2)	ns	
t BUF	SDA input bus-free time		5tcyc (2)	_	—	ns	
t STAH	Start condition input hold time		3tcyc (2)	—	—	ns	
t STAS	Retransmit start condition input setup time		3tcyc (2)	—	—	ns	
t STOP	Stop condition input setup time		3tcyc (2)	—	—	ns	
tSDAS	Data input setup time		1tcyc + 40 ⁽²⁾	—	—	ns	
t SDAH	Data input hold time		10	_	—	ns	

Table 5.16 Timing Requirements of I ² C bus Interface
--

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and T_{opr} = -20 to 85°C (N version), unless otherwise specified.

2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

5. Electrical Characteristics

Cumb al		Parameter	Condition		St	andard		Unit
Symbol		Parameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H"	voltage	Drive capacity High $Vcc = 5.0 V$	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity Low Vcc = 5.0 V	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
Vol	Output "L" v	/oltage	Drive capacity High $Vcc = 5.0 V$	IoL = 20 mA	—	_	2.0	V
			Drive capacity Low Vcc = 5.0 V	IoL = 5 mA	—	_	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.1	1.2		V
Ін	Input "H" cu		VI = 5 V, Vcc = 5.0 V				5.0	μA
	Input "L" cu		$V_{I} = 0 V, V_{CC} = 5.0 V$				-5.0	μΑ
RPULLUP	Pull-up resi		$V_{I} = 0 V, V_{CC} = 5.0 V$		25	50	100	μΛ kΩ
Rfxin	Feedback resistance	XIN			_	0.3	_	MΩ
Rfxcin	Feedback resistance	XCIN			—	8	—	MΩ
Vram	RAM hold v	voltage	During stop mode		1.8	_		V

Table 5.17Electrical Characteristics (1) $[4.2 V \le VCC \le 5.5 V]$

Note:

R8C/36A Group

1. 4.2 V \leq Vcc \leq 5.5 V, T_{opr} = -20 to 85°C (N version), and f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18Electrical Characteristics (2) $[3.3 V \le Vcc \le 5.5 V]$
(Topr = -20 to 85°C (N version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard			Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division	—	7	15	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division	—	5.6	12.5	mA
			XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division	—	3.6	—	mA
		XIN = 20 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	—	mA	
		XIN = 16 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	—	mA	
			XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	—	mA
		Low-speed on-chip oscillator mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μA
		Low-speed clock mode	XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μA
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	_	μA
		Wait mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	100	μA
			XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	90	μΑ
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	_	μA
		Stop mode	XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2	5	μA
			XIN clock off, Topr = 85° C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	15	—	μA

Timing Requirements (Unless Otherwise Specified: VCC = 5 V, VSS = 0 V, Topr = 25°C)

Table 5.19 XIN Input, XCIN Input

R8C/36A Group

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	50	_	ns	
twh(xin)	XIN input "H" width	24	_	ns	
twl(XIN)	XIN input "L" width	24	_	ns	
tc(XCIN)	XCIN input cycle time	14	_	μs	
twh(xcin)	XCIN input "H" width	7	_	μs	
twl(xcin)	XCIN input "L" width	7	_	μs	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.20 TRAIO Input

Svmbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	_	ns
twh(traio)	TRAIO input "H" width	40	—	ns
twl(traio)	TRAIO input "L" width	40		ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21 TRFI Input

Symbol	Parameter	Standard		Unit
,	Falameter	Min.	Max.	Unit
tc(TRFI)	TRFI input cycle time	400 (1)	_	ns
twh(trfi)	TRFI input "H" width	200 (2)	_	ns
twl(trfi)	TRFI input "L" width	200 (2)	_	ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.

	tc(TRFI)	Vcc = 5 V
TRFI input		
Eiguro 5 10	TPEL Input Timing Diagram when Vac - 5 V	

Table 5.22 Serial Interface

Symbol	Parameter	Sta	Standard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200	—	ns
tw(CKH)	CLKi input "H" width	100	—	ns
tW(CKL)	CLKi input "L" width	100	—	ns
td(C-Q)	TXDi output delay time	-	70	ns
th(C-Q)	TXDi hold time	0	—	ns
tsu(D-C)	RXDi input setup time	50	—	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0 to 2

R8C/36A Group




Figure 5.11Serial Interface Timing Diagram when Vcc = 5 V

Table 5.23 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Svmbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	_	ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 (2)		ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.12 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Sumbol	Parameter	Conditio	Condition		Standard			
Symbol	Par	ameter	Conditio	n	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage		Drive capacity High	Iон = -5 mA	Vcc - 0.5	—	Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage		Drive capacity High	lo∟ = 5 mA	—	_	0.5	V
			Drive capacity Low	lo∟ = 1 mA	—	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4		V
		RESET	Vcc = 3.0 V		0.1	0.5	—	V
Ін	Input "H" current		VI = 3 V, VCC = 3.0 V	/	_	—	4.0	μA
lı∟	Input "L" current		VI = 0 V, VCC = 3.0 V	/	—	_	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, VCC = 3.0 V	/	42	84	168	kΩ
Rfxin	Feedback resistance	XIN			—	0.3	_	MΩ
Rfxcin	Feedback resistance	XCIN			—	8	—	MΩ
Vram	RAM hold voltage	1	During stop mode		1.8	_	_	V

Table 5.24	Electrical Characteristics (3) [2.7 V \leq VCC $<$ 4.2 V]
------------	---

Note:

R8C/36A Group

1. 2.7 V \leq Vcc < 4.2 V, T_{opr} = -20 to 85°C (N version), and f(XIN) = 10 MHz, unless otherwise specified.

Table 5.25Electrical Characteristics (4) $[2.7 V \le Vcc < 3.3 V]$
(Topr = -20 to 85°C (N version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	b	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division	—	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
		Low-speed on-chip oscillator mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μA
		Low-speed clock mode	XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	—	80	400	μA
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μA
			XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μA
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	_	μA
		Stop mode	XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	2	5	μA
			XIN clock off, Topr = 85°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		5		μA

Timing requirements (Unless Otherwise Specified: VCC = 3 V, VSS = 0 V, Topr = 25°C)

Table 5.26 XIN Input, XCIN Input

R8C/36A Group

Symbol	Parameter	Stan	Standard	Unit
Symbol	Falanelei	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	50	—	ns
twh(xin)	XIN input "H" width	24	_	ns
twl(XIN)	XIN input "L" width	24	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
twl(xcin)	XCIN input "L" width	7	_	μS




Figure 5.13 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.27 TRAIO Input

Svmbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	_	ns
twh(traio)	TRAIO input "H" width	120	—	ns
twl(traio)	TRAIO input "L" width	120		ns




Figure 5.14 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 TRFI Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falameter	Min.	Max.	Unit
tc(TRFI)	TRFI input cycle time	1,200 (1)	-	ns
twh(trfi)	TRFI input "H" width	600 (2)	-	ns
twl(trfi)	TRFI input "L" width	600 (2)		ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.

	tc(TRFI)	Vcc = 3 V
TRFI input		

Figure 5.15 TRFI Input Timing Diagram when Vcc = 3 V

Table 5.29 Serial Interface

Symbol	Parameter	Sta	Standard Min. Max.	Unit
Symbol	Parameter	Min.		
tc(CK)	CLKi input cycle time	300	—	ns
tw(CKH)	CLKi input "H" width	150	—	ns
tW(CKL)	CLKi Input "L" width	150	_	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	70	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0 to 2

R8C/36A Group




Figure 5.16 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.30 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol	Falanelei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	_	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	380 (2)	_	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.17 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

5. Electrical Characteristics

Symbol	Do	rameter	Conditio	n	S	Standard		Unit
Symbol	T arameter		Condition		Min.	Тур.	Max.	Onit
Vон	Output "H" voltage		Drive capacity High	Iон = -2 mA	Vcc - 0.5		Vcc	V
			Drive capacity Low	Iон = -1 mA	Vcc - 0.5		Vcc	V
Vol	Output "L" voltage		Drive capacity High	IoL = 2 mA	_		0.5	V
			Drive capacity Low	lo∟ = 1 mA			0.5	V
VT+-VT-	Hysteresis	NTO, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.20	_	V
		RESET			0.05	0.20		V
Iн	Input "H" current		$V_{I} = 2.2 V, V_{CC} = 2.2$			_	4.0	μA
	Input "L" current		VI = 0 V, Vcc = 2.2 V				-4.0	μA
Rpullup	Pull-up resistance	-	VI = 0 V, Vcc = 2.2 V	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			—	0.3	—	MΩ
RfxCIN	Feedback resistance	XCIN			—	8	—	MΩ
VRAM	RAM hold voltage	1	During stop mode		1.8	_		V

Note:

R8C/36A Group

1. 1.8 V \leq Vcc < 2.7 V, T_{opr} = -20 to 85°C (N version), and f(XIN) = 5 MHz, unless otherwise specified.

Table 5.32Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	b	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	(Vcc = 1.8 to 2.7 V) clock mode Low-speed on-chip No division			- 2.2	—	mA	
	output pins are open, other pins are Vss		XIN = 5 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8		0.8	—	mA
		Low-speed on-chip oscillator mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0		90	300	μΑ
		Low-speed clock mode	XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μA
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0		40	_	μA
		Wait mode	XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		15	90	μA
			XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		4	80	μA
			XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	_	μA
		Stop mode	XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		2	5	μΑ
			XIN clock off, Topr = 85°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		15	_	μA

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25°C)

Table 5.33 XIN Input, XCIN Input

R8C/36A Group

Symbol	Parameter	Standard		Unit		
Symbol	Faidilielei		Max.			
tc(XIN)	XIN input cycle time	200	_	ns		
twh(xin)	XIN input "H" width	90	—	ns		
twL(XIN)	XIN input "L" width 90 —					
tc(XCIN)	XCIN input cycle time 14 —					
twh(xcin)	XCIN input "H" width 7 —					
twl(xcin)	XCIN input "L" width	7	—	μs		




Figure 5.18 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.34 TRAIO Input

Symbol	Parameter	Standard		Unit		
Symbol	Faldilletei	Min.	Max.	Unit		
tc(TRAIO)	TRAIO input cycle time	500	—	ns		
twh(traio)	TRAIO input "H" width 200 —					
twl(traio)	TRAIO input "L" width 200 —					



Figure 5.19 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.35 TRFI Input

Symbol	Parameter	Stan	Standard	
Symbol	Falanielei		Max.	Unit
tc(TRFI)	TRFI input cycle time	2,000 (1)	—	ns
twh(trfi)	TRFI input "H" width	1,000 (2)	_	ns
twl(trfi)	TRFI input "L" width	1,000 (2)		ns

Notes:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.

2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.

	tc(TRFI)	Vcc = 2.2 V
TRFI input		
	TDEL Input Timing Disgreen when Voc. 2.2.V	


Figure 5.20 TRFI Input Timing Diagram when Vcc = 2.2 V

Table 5.36 Serial Interface

Currents al	Parameter		Standard			
Symbol			Max.	Unit		
tc(CK)	CLKi input cycle time	800	—	ns		
tw(CKH)	CLKi input "H" width	400	_	ns		
tW(CKL)	CLKi input "L" width	400	_	ns		
td(C-Q)	TXDi output delay time	—	200	ns		
th(C-Q)	TXDi hold time	0	_	ns		
tsu(D-C)	RXDi input setup time	150	—	ns		
th(C-D)	RXDi input hold time 90 —					

i = 0 to 2

R8C/36A Group



Serial Interface Timing Diagram when Vcc = 2.2 V Figure 5.21


External Interrupt \overline{INTi} (i = 0 to 4) Input, Key Input Interrupt \overline{Kli} (i = 0 to 3) **Table 5.37**

Symbol	Parameter	Standard		Unit		
Symbol	Symbol Parameter Min.		Max.	Unit		
tw(INH)	INTi input "H" width, Kli input "H" width	1,000 (1)	_	ns		
tw(INL)	INTi input "L" width, Kli input "L" width 1,000 ⁽²⁾ —					

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.


2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli Figure 5.22 when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





REVISION HISTORY

R8C/36A Group Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
0.10	Jun 29, 2009	—	First Edition issued
1.00	Sep 10, 2009	All pages	"Preliminary" "Under development" deleted
		3	Table 1.2 revised
		10	Table 1.6 Note 2 deleted
		28	Table 5.1 revised
		29	Table 5.2 revised, Note 3 deleted
		33, 34	Table 5.7, Table 5.8 revised
		35, 36	Table 5.9, Table 5.10, Table 5.11, Table 5.12 revised
		43, 47, 51	Table 5.17, Table 5.24, Table 5.31 revised
		44, 48, 52	Table 5.18, Table 5.25, Table 5.32 revised
		45, 49, 53	Table 5.21, Table 5.28, Table 5.35 revised
		46	Table 5.22 revised, Table 5.23 $\overline{\text{INT0}} \rightarrow \overline{\text{INTi}}$
		50, 54	Table 5.30, Table 5.37 $\overline{\text{INT0}} \rightarrow \overline{\text{INTi}}$
1.10	Sep 28, 2009	All pages	"Preliminary" "Under development" added "D version" deleted
		4	Table 1.3 "(D)" added

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
 The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Al Information included in this document, but as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, we have been purchasing or using any Renesas products for the tendes of the date their document.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a state of the date their document.
 When using or otherwise relevance the date different information in this document, but Renesas as subtates and the date different information in the date their document.
 When using or otherwise relevance their document in the document.
 When using or otherwise relevance the date date date document.
 When using or otherwise relevance their docum



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com