## MC9S08PT60

## MC9S08PT60 Series

## Support: MC9S08PT60 and MC9S08PT32

Features

- 8-Bit S08 central processor unit (CPU)
- Up to 20 MHz bus at 2.7 V to 5.5 V across temperature range of $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
- Supporting up to 40 interrupt/reset sources
- Supporting up to four-level nested interrupt
- On-chip memory
- Up to 60 KB flash read/program/erase over full operating voltage and temperature
- Up to 256 byte EEPROM; 2-byte erase sector; program and erase while executing flash
- Up to 4096 byte random-access memory (RAM)
- Flash and RAM access protection
- Power-saving modes
- One low-power stop mode; reduced power wait mode
- Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
- Oscillator (XOSC) - loop-controlled Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz
- Internal clock source (ICS) - containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allowing $1 \%$ deviation across temperature range of 0 ${ }^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and $2 \%$ deviation across temperature range of $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$; up to 20 MHz
- System protection
- Watchdog with independent clock source
- Low-voltage detection with reset or interrupt; selectable trip points
- Illegal opcode detection with reset
- Illegal address detection with reset
- Development support
- Single-wire background debug interface
- Breakpoint capability to allow three breakpoints setting during in-circuit debugging
- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Peripherals
- ACMP - one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
- ADC - 16-channel, 12-bit resolution; $2.5 \mu \mathrm{~s}$ conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
- CRC - programmable cyclic redundancy check module
- FTM - three flex timer modulators modules including one 6-channel and two 2-channel ones; 16-bit counter; each channel can be configured for input capture, output compare, edge- or centeraligned PWM mode
- IIC - One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing
- MTIM - Two modulo timers with 8-bit prescaler and overflow interrupt
- RTC - 16-bit real timer counter (RTC)
- SCI - three serial communication interface (SCI/ UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
- SPI - one 8-bit and one 16-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode
- TSI - supporting up to 16 external electrodes; configurable software or hardware scan trigger; fully support freescale touch sensing software library; capability to wake MCU from stop3 mode

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

- Input/Output
- 57 GPIOs including one output-only pin
- Two 8-bit keyboard interrupt modules (KBI)
- Two true open-drain output pins
- Eight, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
- 64-pin LQFP; 64-pin QFP
- 48-pin LQFP
- 44-pin LQFP
- 32-pin LQFP


## Table of Contents

1 Ordering parts .....  4
1.1 Determining valid orderable parts. .....  4
2 Part identification .....  4
2.1 Description .....  4
2.2 Format .....  4
2.3 Fields .....  4
2.4 Example .....  5
3 Parameter Classification .....  5
4 Ratings .....  5
4.1 Thermal handling ratings .....  5
4.2 Moisture handling ratings .....  6
4.3 ESD handling ratings .....  6
4.4 Voltage and current operating ratings. .....  6
5 General. .....  7
5.1 Nonswitching electrical specifications .....  7
5.1.1 DC characteristics. .....  7
5.1.2 Supply current characteristics ..... 12
5.1.3 EMC performance. ..... 13
5.2 Switching specifications ..... 14
5.2.1 Control timing ..... 14
5.2.2 Debug trace timing specifications ..... 15
5.2.3 FTM module timing ..... 16
5.3 Thermal specifications ..... 17
5.3.1 Thermal characteristics ..... 17
6 Peripheral operating requirements and behaviors. ..... 18
6.1 External oscillator (XOSC) and ICS characteristics ..... 18
6.2 NVM specifications ..... 20
6.3 Analog. ..... 21
6.3.1 ADC characteristics ..... 21
6.3.2 Analog comparator (ACMP) electricals. ..... 25
6.4 Communication interfaces ..... 25
6.4.1 SPI switching specifications. ..... 25
6.5 Human-machine interfaces (HMI). ..... 28
6.5.1 TSI electrical specifications ..... 28
7 Dimensions. ..... 29
7.1 Obtaining package dimensions ..... 29
8 Pinout. ..... 29
8.1 Signal multiplexing and pin assignments ..... 29
8.2 Device pin assignment. ..... 33
9 Revision history ..... 36

## 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers: PT60 and PT32.

## 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:
MC 9 S08 PT AA B CC

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
| :--- | :--- | :--- |
| MC | Qualification status | $\bullet$ MC $=$ fully qualified, general market flow |
| 9 | Memory | $\bullet 9=$ flash based |
| S08 | Core | $\bullet$ S08 = 8-bit CPU |
| PT | Device family | $\bullet$ PT |
| AA | Approximate flash size in KB | $\bullet 60=60 \mathrm{~KB}$ |
|  |  | $\bullet 32=32 \mathrm{~KB}$ |
| B | Temperature range $\left({ }^{\circ} \mathrm{C}\right)$ | $\bullet \mathrm{V}=-40$ to 105 |
|  |  | C $=-40$ to 85 |

Table continues on the next page...

| Field | Description | Values |
| :--- | :--- | :--- |
| CC | Package designator | $\bullet$ QH $=64$-pin QFP |
|  |  | $\bullet$ LH $=64-$ pin LQFP |
|  |  | $\bullet$ LF $=48$-pin LQFP |
|  |  | $\bullet$ LD $=44-$ pin LQFP |
|  |  |  |
|  |  |  |

### 2.4 Example

This is an example part number:
MC9S08PT60VQH

## 3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter Classifications

| P | Those parameters are guaranteed during production testing on each individual device. |
| :---: | :--- |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size <br> across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under <br> typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| $\mathrm{~T}_{\text {SDR }}$ | Solder temperature, lead-free | - | 260 | ${ }^{\circ} \mathrm{C}$ | 2 |

## Ratings

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| MSL | Moisture sensitivity level | - | 3 | - | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {HBM }}$ | Electrostatic discharge voltage, human body model | -4000 | +4000 | V | 1 |
| $\mathrm{~V}_{\text {CDM }}$ | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| $\mathrm{I}_{\text {LAT }}$ | Latch-up current at ambient temperature of $105^{\circ} \mathrm{C}$ | -100 | +100 | mA |  |

1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

### 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ) or the programmable pullup resistor associated with the pin is enabled.

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | -0.3 | 5.8 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | - | 120 | mA |


| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DIO }}$ | Digital input voltage (except $\overline{R E S E T}$, EXTAL, and XTAL) | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\text {AIO }}$ | Analog ${ }^{1}, \overline{\text { RESET, EXTAL, and XTAL input voltage }}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{D}}$ | Instantaneous maximum current single pin limit (applies to all <br> port pins) | -25 | 25 | mA |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog supply voltage | $\mathrm{V}_{\mathrm{DD}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 Nonswitching electrical specifications

### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 2. DC characteristics

| Symbol | C | Descriptions |  |  | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | Operating voltage |  | - | 2.7 | - | 5.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | P | Output high voltage | All I/O pins, low-drive strength | $\begin{gathered} 5 \mathrm{~V}, \mathrm{I}_{\text {oad }}= \\ -2 \mathrm{~mA} \end{gathered}$ | $V_{D D}-1.5$ | - | - | V |
|  | C |  |  | $\begin{gathered} 3 \mathrm{~V}, \mathrm{I}_{\text {load }}= \\ -0.6 \mathrm{~mA} \end{gathered}$ | $V_{D D}-0.8$ | - | - | V |
|  | P |  | High current drive pins, high-drive strength ${ }^{2}$ | $\begin{gathered} 5 \mathrm{~V}, \mathrm{I}_{\text {oad }}= \\ -20 \mathrm{~mA} \end{gathered}$ | $V_{D D}-1.5$ | - | - | V |
|  | C |  |  | $\begin{gathered} 3 \mathrm{~V}, \mathrm{I}_{\text {load }}= \\ -6 \mathrm{~mA} \end{gathered}$ | $V_{D D}-0.8$ | - | - | V |
| IOHT | D | Output high current | Max total $\mathrm{I}_{\mathrm{OH}}$ for all ports | 5 V | - | - | -100 | mA |
|  |  |  |  | 3 V | - | - | -60 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | P | Output low voltage | All I/O pins, low-drive strength | $\begin{gathered} 5 \mathrm{~V}, \mathrm{l}_{\text {ooad }}= \\ 2 \mathrm{~mA} \end{gathered}$ | - | - | 1.5 | V |
|  | C |  |  | $\begin{gathered} 3 \mathrm{~V}, \mathrm{I}_{\mathrm{load}}= \\ 0.6 \mathrm{~mA} \end{gathered}$ | - | - | 0.8 | V |
|  | P |  | High current drive pins, high-drive strength ${ }^{2}$ | $\begin{aligned} & 5 \mathrm{~V}, \mathrm{I}_{\text {load }} \\ & =20 \mathrm{~mA} \end{aligned}$ | - | - | 1.5 | V |
|  | C |  |  | $\begin{gathered} 3 \mathrm{~V}, \mathrm{I}_{\mathrm{load}}= \\ 6 \mathrm{~mA} \end{gathered}$ | - | - | 0.8 | V |

Table continues on the next page...

MC9S08PT60 Series Data Sheet, Rev. 3, 4/2012.

Table 2. DC characteristics (continued)

| Symbol | C | Descriptions |  |  | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iolt | D | Output low current | Max total loL for all ports | 5 V | - | - | 100 | mA |
|  |  |  |  | 3 V | - | - | 60 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | P | Input high voltage | All digital inputs | $\mathrm{V}_{\mathrm{DD}}>4.1 \mathrm{~V}$ | $0.70 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | V |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | $0.85 \times \mathrm{V}_{\mathrm{DD}}$ | - | - |  |
| $\mathrm{V}_{\text {IL }}$ | P | Input low voltage | All digital inputs | $\mathrm{V}_{\mathrm{DD}}>4.1 \mathrm{~V}$ | - | - | $0.35 \times V_{\text {DD }}$ | V |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | - | - | $0.30 \times V_{D D}$ |  |
| $\mathrm{V}_{\text {hys }}$ | C | Input hysteresis | All digital inputs | - | $0.06 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | mV |
| 11 In | P | Input leakage current | All input only pins (per pin) | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\ \text { or } \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{IIOZ}^{1}$ | P | Hi-Z (offstate) leakage current | All input/output (per pin) | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\ \text { or } \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| \| ${ }_{\text {Oztot }}$ | C | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\ \text { or } \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | P | Pullup resistors | All digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/ RESET | - | 17.5 | - | 52.5 | k $\Omega$ |
| $\mathrm{RPU}^{3}$ | P | Pullup resistors | PTA5/IRQ/TCLK/ RESET | - | 17.5 | - | 52.5 | k $\Omega$ |
| $I_{1 C}$ | D | DC injection current ${ }^{4,5,6}$ | Single pin limit | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | -0.2 | - | 0.2 | mA |
|  |  |  | Total MCU limit, includes sum of all stressed pins |  | -5 | - | 5 |  |
| $\mathrm{Cln}_{\text {In }}$ | C | Input capacitance, all pins |  | - | - | - | 8 | pF |
| $\mathrm{V}_{\text {RAM }}$ | C | RAM retention voltage |  | - | 2.0 | - | - | V |

1. Typical values are measured at $25^{\circ} \mathrm{C}$. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA5, are internally clamped to $\mathrm{V}_{\text {SS }}$ and $\mathrm{V}_{\mathrm{DD}}$.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating $V_{D D}$ range during instantaneous and operating maximum current conditions. If the positive injection current $\left(V_{I n}>V_{D D}\right)$ is higher than $I_{D D}$, the injection current may flow out of $V_{D D}$ and could result in external power supply going out of regulation. Ensure that external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR Specification

| Symbol | C |  | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POR }}$ | D | POR re-arm voltage ${ }^{1}$ |  | 1.5 | 1.75 | 2.0 | V |
| $\mathrm{V}_{\text {LVDH }}$ | C | Falling low-voltage detect threshold - high range $(\operatorname{LVDV}=1)^{2}$ |  | 4.2 | 4.3 | 4.4 | V |
| $\mathrm{V}_{\text {LVW1H }}$ | C | Falling lowvoltage warning threshold - high range | Level 1 falling ( $\mathrm{LVWV}=00$ ) | 4.3 | 4.4 | 4.5 | V |
| $\mathrm{V}_{\text {LVW2H }}$ | C |  | Level 2 falling ( $L$ VWV = 01) | 4.5 | 4.5 | 4.6 | V |
| V ${ }_{\text {LVW3H }}$ | C |  | Level 3 falling ( $\mathrm{LVWV}=10$ ) | 4.6 | 4.6 | 4.7 | V |
| $\mathrm{V}_{\text {LVW4H }}$ | C |  | Level 4 falling (LVWV = 11) | 4.7 | 4.7 | 4.8 | V |
| $\mathrm{V}_{\mathrm{HYSH}}$ | C | High range low-voltage detect/warning hysteresis |  | - | 100 | - | mV |
| V LVDL | C | Falling low-voltage detect threshold - low range(LVDV = 0) |  | 2.56 | 2.61 | 2.66 | V |
| V ${ }_{\text {LVDW1L }}$ | C | Falling lowvoltage warning threshold - low range | Level 1 falling ( $\mathrm{LVWV}=00$ ) | 2.62 | 2.7 | 2.78 | V |
| V ${ }_{\text {LVDW2L }}$ | C |  | Level 2 falling (LVWV = 01) | 2.72 | 2.8 | 2.88 | V |
| V ${ }_{\text {LVDW3L }}$ | C |  | Level 3 falling (LVWV = 10) | 2.82 | 2.9 | 2.98 | V |
| V ${ }_{\text {LVDW4L }}$ | C |  | Level 4 falling (LVWV = 11) | 2.92 | 3.0 | 3.08 | V |
| $\mathrm{V}_{\text {HYSDL }}$ | C | Low range low-voltage detect hysteresis |  | - | 40 | - | mV |
| $\mathrm{V}_{\text {HYSWL }}$ | C | Low range low-voltage warning hysteresis |  | - | 80 | - | mV |
| $V_{B G}$ | P | Buffered bandgap output ${ }^{3}$ |  | 1.14 | 1.16 | 1.18 | V |

1. Maximum is highest voltage that $P O R$ is guaranteed.
2. Rising thresholds are falling threshold + hysteresis.
3. voltage Factory trimmed at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$

Nonswitching electrical specifications


Figure 1. Typical $\mathrm{I}_{\mathrm{OH}}$ Vs. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}$


Figure 2. Typical $\mathrm{I}_{\mathrm{OH}} \mathrm{Vs}$. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}$ (High current drive)


Figure 3. Typical IoL Vs. $\mathrm{V}_{\mathrm{OL}}$


Figure 4. Typical $\mathrm{I}_{\mathrm{OL}}$ Vs. $\mathrm{V}_{\mathrm{OL}}$ (High current drive)

### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.
Table 4. Supply current characteristics

| Num | C | Parameter | Symbol | Bus Freq | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | Typical ${ }^{1}$ | Max | Unit | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C | Run supply current FEI mode, all modules on; run from flash | $\mathrm{RID}_{\text {DD }}$ | 20 MHz | 5 | 12.6 | - | mA | -40 to $105{ }^{\circ} \mathrm{C}$ |
|  | C |  |  | 10 MHz |  | 7.2 | - |  |  |
|  |  |  |  | 1 MHz |  | 2.4 | - |  |  |
|  | C |  |  | 20 MHz | 3 | 9.6 | - |  |  |
|  | C |  |  | 10 MHz |  | 6.1 | - |  |  |
|  |  |  |  | 1 MHz |  | 2.1 | - |  |  |
| 2 | C | Run supply current FEI mode, all modules off \& gated; run from flash | $\mathrm{Rl}_{\mathrm{DD}}$ | 20 MHz | 5 | 10.5 | - | mA | -40 to $105{ }^{\circ} \mathrm{C}$ |
|  | C |  |  | 10 MHz |  | 6.2 | - |  |  |
|  |  |  |  | 1 MHz |  | 2.3 | - |  |  |
|  | C |  |  | 20 MHz | 3 | 7.4 | - |  |  |
|  | C |  |  | 10 MHz |  | 5.0 | - |  |  |
|  |  |  |  | 1 MHz |  | 2.0 | - |  |  |
| 3 | P | Run supply current FBE mode, all modules on; run from RAM | $\mathrm{RID}_{\text {DD }}$ | 20 MHz | 5 | 12.1 | 14.8 | mA | -40 to $105{ }^{\circ} \mathrm{C}$ |
|  | C |  |  | 10 MHz |  | 6.5 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.8 | - |  |  |
|  | P |  |  | 20 MHz | 3 | 9.1 | 11.8 |  |  |
|  | C |  |  | 10 MHz |  | 5.5 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.5 | - |  |  |
| 4 | P | Run supply current FBE mode, all modules off \& gated; run from RAM | $\mathrm{Rl}_{\mathrm{DD}}$ | 20 MHz | 5 | 9.8 | 12.3 | mA | -40 to $105{ }^{\circ} \mathrm{C}$ |
|  | C |  |  | 10 MHz |  | 5.4 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.6 | - |  |  |
|  | P |  |  | 20 MHz | 3 | 6.9 | 9.2 |  |  |
|  | C |  |  | 10 MHz |  | 4.4 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.4 | - |  |  |
| 5 | C | Wait mode current FEI mode, all modules on | WI IDD | 20 MHz | 5 | 7.8 | - | mA | $-40 \text { to } 105^{\circ} \mathrm{C}$ |
|  | C |  |  | 10 MHz |  | 4.5 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.3 | - |  |  |
|  | C |  |  | 20 MHz | 3 | 5.1 | - |  |  |
|  |  |  |  | 10 MHz |  | 3.5 | - |  |  |
|  |  |  |  | 1 MHz |  | 1.2 | - |  |  |

Table continues on the next page...

Table 4. Supply current characteristics (continued)

| Num | C | Parameter | Symbol | Bus Freq | $\mathrm{V}_{\mathrm{DD}}$ (V) | Typical ${ }^{1}$ | Max | Unit | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | C | Stop3 mode supply current no clocks active (except 1kHz LPO clock) ${ }^{2,3}$ | S31 ${ }_{\text {DD }}$ | - | 5 | 3.8 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
|  | C |  |  | - | 3 | 3 | - |  | -40 to $105^{\circ} \mathrm{C}$ |
| 7 | C | ADC adder to stop3$\begin{gathered} \text { ADLPC }=1 \\ \text { ADLSMP }=1 \\ \text { ADCO }=1 \\ \text { MODE }=10 \mathrm{~B} \\ \text { ADICLK }=11 \mathrm{~B} \end{gathered}$ | - | - | 5 | 44 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
|  | C |  |  |  | 3 | 40 | - |  |  |
| 8 | C | TSI adder to stop $3^{4}$$\begin{gathered} \text { PS }=010 \mathrm{~B} \\ \text { NSCN }=0 \times 0 \mathrm{~F} \\ \text { EXTCHRG }=0 \\ \text { REFCHRG }=0 \\ \text { DVOLT }=01 \mathrm{~B} \end{gathered}$ | - | - | 5 | 111 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
|  | C |  |  |  | 3 | 110 | - |  |  |
| 9 | C | LVD adder to stop3 ${ }^{5}$ | - | - | 5 | 130 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
|  | C |  |  |  | 3 | 125 | - |  |  |

1. Data in Typical column was characterized at $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2. RTC adder cause $<1 u A I_{D D}$ increase typically, RTC clock source is 1 kHz LPO clock.
3. ACMP adder cause <1uA I ID increase typically.
4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.
5. LVD is periodically woken up from stop3 by $5 \%$ duty cycle. The period is equal to or less than 2 ms .

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.2 Switching specifications

### 5.2.1 Control timing

Table 5. Control timing

| Num | C | Rating |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | P | Bus frequency ( $\mathrm{t}_{\text {cyc }}=1 / \mathrm{f}_{\text {Bus }}$ ) |  | $\mathrm{f}_{\text {Bus }}$ | DC | - | 20 | MHz |
| 2 | P | Internal low power oscillator frequency |  | $\mathrm{f}_{\text {LPO }}$ | 0.67 | 1.0 | 1.25 | KHz |
| 3 | D | External reset pulse width ${ }^{2}$ |  | $\mathrm{t}_{\text {extrst }}$ | $1.5 \times$ <br> $t_{\text {Self_reset }}$ | - | - | ns |
| 4 | D | Reset low drive |  | $\mathrm{t}_{\text {rstdrv }}$ | $34 \times \mathrm{t}_{\text {cyc }}$ | - | - | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes |  | $\mathrm{t}_{\text {MSSU }}$ | 500 | - | - | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ${ }^{3}$ |  | $\mathrm{t}_{\text {MSH }}$ | 100 | - | - | ns |
| 7 | D | IRQ pulse width | Asynchronous path ${ }^{2}$ | $\mathrm{t}_{\text {ILIH }}$ | 100 | - | - | ns |
|  | D |  | Synchronous path ${ }^{4}$ | $\mathrm{t}_{\text {IHIL }}$ | $1.5 \times \mathrm{t}_{\mathrm{cyc}}$ | - | - | ns |
| 8 | D | Keyboard interrupt pulse width | Asynchronous path ${ }^{2}$ | $\mathrm{t}_{\text {ILIH }}$ | 100 | - | - | ns |
|  | D |  | Synchronous path | $\mathrm{t}_{\text {IHIL }}$ | $1.5 \times \mathrm{t}_{\mathrm{cyc}}$ | - | - | ns |
| 9 | C | Port rise and fall time Normal drive strength (HDRVE_PTXx = 0) (load $=50 \mathrm{pF})^{5}$ | - | $\mathrm{t}_{\text {Rise }}$ | - | 10.2 | - | ns |
|  | C |  |  | $\mathrm{t}_{\text {Fall }}$ | - | 9.5 | - | ns |
|  | C | Port rise and fall time Extreme high drive strength (HDRVE_PTXx = <br> 1) $(\mathrm{load}=50 \mathrm{pF})^{5}$ | - | $\mathrm{t}_{\text {Rise }}$ | - | 5.4 | - | ns |
|  | C |  |  | $t_{\text {Fall }}$ | - | 4.6 | - | ns |

1. Typical values are based on characterization data at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of $\mathrm{t}_{\text {MSH }}$ after $V_{D D}$ rises above $\mathrm{V}_{\mathrm{LVD}}$.
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $80 \% \mathrm{~V}_{\mathrm{DD}}$ levels. Temperature range $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.


Figure 5. Reset timing


Figure 6. IRQ/KBIPx timing

### 5.2.2 Debug trace timing specifications

## Table 6. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{cyc}}$ | Clock period | Frequency dependent | MHz |  |
| $\mathrm{t}_{\mathrm{wl}}$ | Low pulse width | 2 | - | ns |
| $\mathrm{t}_{\mathrm{wh}}$ | High pulse width | 2 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Clock and data rise time | - | 3 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Clock and data fall time | - | 3 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Data setup | 3 | - | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Data hold | 2 | - | ns |



Figure 7. TRACE_CLKOUT specifications


Figure 8. Trace data specifications

### 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 7. FTM input timing

| No. | C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | D | External clock <br> frequency | $\mathrm{f}_{\text {TCLK }}$ | 0 | $\mathrm{f}_{\text {Bus }} / 4$ | Hz |
| 2 | D | External clock <br> period | $\mathrm{t}_{\text {TCLK }}$ | 4 | - | $\mathrm{t}_{\text {cyc }}$ |
| 3 | D | External clock <br> high time | $\mathrm{t}_{\mathrm{clkh}}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |
| 4 | D | External clock <br> low time | $\mathrm{t}_{\mathrm{cl\|k\|}}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |
| 5 | D | Input capture <br> pulse width | $\mathrm{t}_{\mathrm{ICPW}}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |



Figure 9. Timer external clock


Figure 10. Timer input capture pulse

### 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is userdetermined rather than being controlled by the MCU design. To take $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ into account in power calculations, determine the difference between actual pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ will be very small.

Table 8. Thermal characteristics

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Operating temperature range (packaged) | $\mathrm{T}_{\text {A }}$ | -40 to 105 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature range | $\mathrm{T}_{J}$ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance single-layer board |  |  |  |
| 64-pin LQFP | $\theta_{\text {JA }}$ | 71 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 64-pin QFP | $\theta_{\text {JA }}$ | 61 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 48-pin LQFP | $\theta_{\text {JA }}$ | 81 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 44-pin LQFP | $\theta_{\text {JA }}$ | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 32-pin LQFP | $\theta_{\mathrm{JA}}$ | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal resistance four-layer board |  |  |  |
| 64-pin LQFP | $\theta_{\text {JA }}$ | 53 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 64-pin QFP | $\theta_{\mathrm{JA}}$ | 47 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 48-pin LQFP | $\theta_{\mathrm{JA}}$ | 57 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 44-pin LQFP | $\theta_{\text {JA }}$ | 53 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 32-pin LQFP | $\theta_{\mathrm{JA}}$ | 57 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

The average chip-junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:
$\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)$
Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, junction-to-ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{int}}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}$
$\mathrm{P}_{\text {int }}=\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}$, Watts - chip internal power
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}=$ Power dissipation on input and output pins - user determined
For most applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}} \ll \mathrm{P}_{\text {int }}$ and can be neglected. An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is:
$P_{D}=K \div\left(\mathrm{T}_{\mathrm{J}}+273{ }^{\circ} \mathrm{C}\right)$
Solving the equations above for K gives:
$K=P_{D} \times\left(T_{A}+273{ }^{\circ} \mathrm{C}\right)+\theta_{\mathrm{JA}} \times\left(\mathrm{P}_{\mathrm{D}}\right)^{2}$
where K is a constant pertaining to the particular part. K can be determined by measuring $P_{D}$ (at equilibrium) for an known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ can be obtained by solving the above equations iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

## 6 Peripheral operating requirements and behaviors

### 6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range $=\mathbf{- 4 0}$ to $105{ }^{\circ} \mathrm{C}$ ambient)

| Num | C | Characteristic |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C | Oscillator crystal or resonator | Low range (RANGE = 0) | $\mathrm{f}_{10}$ | 32 | - | 40 | kHz |
|  | C |  | High range (RANGE = 1) <br> FEE or FBE mode ${ }^{2}$ | $\mathrm{f}_{\mathrm{hi}}$ | 4 | - | 20 | MHz |
|  | C |  | High range (RANGE = 1), high gain ( $\mathrm{HGO}=1$ ), FBELP mode | $\mathrm{f}_{\mathrm{hi}}$ | 4 | - | 20 | MHz |
|  | C |  | High range (RANGE = 1), low power ( $\mathrm{HGO}=0$ ), FBELP mode | $\mathrm{f}_{\mathrm{hi}}$ | 4 | - | 20 | MHz |
| 2 | D | Load capacitors |  | C1, C2 | See Note ${ }^{3}$ |  |  |  |

Table continues on the next page...

Table 9. XOSC and ICS specifications (temperature range $=-40$ to $105{ }^{\circ} \mathrm{C}$ ambient) (continued)

| Num | C | Characteristic |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | D | Feedback resistor | Low Frequency, LowPower Mode ${ }^{4}$ | $\mathrm{R}_{F}$ | - | - | - | $\mathrm{M} \Omega$ |
|  |  |  | Low Frequency, High-Gain Mode |  | - | 10 | - | $\mathrm{M} \Omega$ |
|  |  |  | High Frequency, LowPower Mode |  | - | 1 | - | $\mathrm{M} \Omega$ |
|  |  |  | High Frequency, High-Gain Mode |  | - | 1 | - | $\mathrm{M} \Omega$ |
| 4 | D | Series resistor Low Frequency | Low-Power Mode ${ }^{4}$ | $\mathrm{R}_{S}$ | - | - | - | k $\Omega$ |
|  |  |  | High-Gain Mode |  | - | 200 | - | k $\Omega$ |
| 5 | D | Series resistor High Frequency | Low-Power Mode ${ }^{4}$ | $\mathrm{R}_{S}$ | - | - | - | k $\Omega$ |
|  | D | Series resistor - <br> High <br> Frequency, High-Gain Mode | 1 MHz |  | - | 6.6 | - | $\mathrm{k} \Omega$ |
|  | D |  | 2 MHz |  | - | 3.3 | - | $\mathrm{k} \Omega$ |
|  | D |  | 4 MHz |  | - | 0 | - | $\mathrm{k} \Omega$ |
|  | D |  | 8 MHz |  | - | 0 | - | k $\Omega$ |
|  | D |  | 16 MHz |  | - | 0 | - | k $\Omega$ |
| 6 | C | $\begin{gathered} \text { Crystal start-up } \\ \text { time Low range } \\ =32.768 \mathrm{KHz} \\ \text { crystal; High } \\ \text { range }=20 \\ \mathrm{MHz}^{\text {crystal }}{ }^{5}, 6 \end{gathered}$ | Low range, low power | $\mathrm{t}_{\text {CStL }}$ | - | 1000 | - | ms |
|  | C |  | Low range, high power |  | - | 800 | - | ms |
|  | C |  | High range, low power | $\mathrm{t}_{\text {CSTH }}$ | - | 3 | - | ms |
|  | C |  | High range, high power |  | - | 1.5 | - | ms |
| 7 | T | Internal reference start-up time |  | $\mathrm{t}_{\text {IRST }}$ | - | 20 | 50 | $\mu \mathrm{s}$ |
| 8 | D | Square wave input clock frequency | FEE or FBE mode ${ }^{2}$ | $\mathrm{f}_{\text {extal }}$ | 0.03125 | - | 5 | MHz |
|  | D |  | FBELP mode |  | 0 | - | 20 | MHz |
| 9 | P | Average internal reference frequency trimmed |  | $\mathrm{f}_{\text {int_t }}$ | - | 32.768 | - | kHz |
| 10 | P | DCO output frequency range - trimmed |  | $\mathrm{f}_{\mathrm{dco}-\mathrm{t}}$ | 16 | - | 20 | MHz |
| 11 | P | Total deviation of DCO output from trimmed frequency ${ }^{5}$ | Over full voltage and temperature range | $\Delta \mathrm{f}_{\text {dco_t }}$ | - | - | $\pm 2.0$ | \% $f_{\text {dco }}$ |
|  | C |  | Over fixed voltage and temperature range of 0 to $70^{\circ} \mathrm{C}$ |  |  |  | $\pm 1.0$ |  |
| 12 | C | FLL | cquisition time ${ }^{5}, 7$ | $\mathrm{t}_{\text {Acquire }}$ | - | - | 2 | ms |
| 13 | C | Long term jit (average | ter of DCO output clock over 2 ms interval) ${ }^{8}$ | $\mathrm{C}_{\text {Jitter }}$ | - | 0.02 | 0.2 | \% $\mathrm{f}_{\text {dco }}$ |

1. Data in Typical column was characterized at $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz .
3. See crystal or resonator manufacturer's recommendation.

## Peripheral operating requirements and behaviors

4. Load capacitors $\left(C_{1}, C_{2}\right)$, feedback resistor $\left(R_{F}\right)$ and series resistor $\left(R_{S}\right)$ are incorporated internally when $R A N G E=H G O=$ 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{\text {Bus }}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via $V_{D D}$ and $V_{S S}$ and variation in crystal oscillator frequency increase the $C_{\text {Jitter }}$ percentage for a given interval.


Figure 11. Typical crystal or resonator circuit

### 6.2 NVM specifications

This section provides details about program/erase times and program-erase endurance for the flash and EEPROM memories.

Table 10. Flash characteristics

| C | Characteristic | Symbol | Min ${ }^{1}$ | Typical ${ }^{2}$ | Max ${ }^{3}$ | Unit ${ }^{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage for program/erase -40 ${ }^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {prog/erase }}$ | 2.7 | - | 5.5 | V |
| D | Supply voltage for read operation | $\mathrm{V}_{\text {Read }}$ | 2.7 | - | 5.5 | V |
| D | NVM Bus frequency | $\mathrm{f}_{\text {NVMBUS }}$ | 1 | - | 25 | MHz |
| D | NVM Operating frequency | $\mathrm{f}_{\text {NVMOP }}$ | 0.8 | - | 1.05 | MHz |
| D | Erase Verify All Blocks | $\mathrm{t}_{\text {VFYALL }}$ | - | - | 17030 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Erase Verify Flash Block | $t_{\text {RD1BLK }}$ | - | - | 16977 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Erase Verify EEPROM Block | $t_{\text {RD1BLK }}$ | - | - | 843 | $\mathrm{t}_{\text {cyc }}$ |
| D | Erase Verify Flash Section | $\mathrm{t}_{\text {RD1SEC }}$ | - | - | 517 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Erase Verify EEPROM Section | $\mathrm{t}_{\text {DRD1SEC }}$ | 0.10 | 0.10 | 0.11 | ms |

Table continues on the next page...
MC9S08PT60 Series Data Sheet, Rev. 3, 4/2012.

Table 10. Flash characteristics (continued)

| C | Characteristic | Symbol | Min ${ }^{1}$ | Typical ${ }^{2}$ | Max ${ }^{3}$ | Unit ${ }^{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Read Once | $t_{\text {RDONCE }}$ | - | - | 455 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Program Flash (2 word) | $\mathrm{t}_{\text {PGM2 }}$ | 0.12 | 0.12 | 0.14 | ms |
| D | Program Flash (4 word) | $\mathrm{t}_{\text {PGM4 }}$ | 0.20 | 0.21 | 0.24 | ms |
| D | Program Once | $\mathrm{t}_{\text {PGMONCE }}$ | 0.20 | 0.21 | 0.24 | ms |
| D | Program EEPROM (1 Byte) | $\mathrm{t}_{\text {DPGM1 }}$ | 0.02 | 0.02 | 0.02 | ms |
| D | Program EEPROM (2 Byte) | $t_{\text {DPGM2 }}$ | 0.17 | 0.18 | 0.20 | ms |
| D | Erase All Blocks | $\mathrm{t}_{\text {ERSALL }}$ | 96.01 | 100.78 | 125.80 | ms |
| D | Erase Flash Block | $t_{\text {ERSbLK }}$ | 95.98 | 100.75 | 125.76 | ms |
| D | Erase Flash Sector | $t_{\text {ERSPG }}$ | 19.10 | 20.05 | 25.05 | ms |
| D | Erase EEPROM Sector | $\mathrm{t}_{\text {DERSPG }}$ | 4.81 | 5.05 | 6.30 | ms |
| D | Unsecure Flash | tunsecu | 96.01 | 100.78 | 125.80 | ms |
| D | Verify Backdoor Access Key | $\mathrm{t}_{\mathrm{VFYKEY}}$ | - | - | 469 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Set User Margin Level | $\mathrm{t}_{\text {MLOADU }}$ | - | - | 442 | $\mathrm{t}_{\mathrm{cyc}}$ |
| C | FLASH Program/erase endurance $T_{L}$ to $\mathrm{T}_{\mathrm{H}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\mathrm{n}_{\text {FLPE }}$ | 10 k | 100 k | - | Cycles |
| C | EEPROM Program/erase endurance TL to $\mathrm{TH}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\mathrm{n}_{\text {FLPE }}$ | 50 k | 500 k | - | Cycles |
| C | Data retention at an average junction temperature of $\mathrm{T}_{\text {Javg }}=85^{\circ} \mathrm{C}$ after up to 10,000 program/erase cycles | $t_{\text {D_ret }}$ | 15 | 100 | - | years |

1. Minimun times are based on maxmum $f_{\text {NVMOP }}$ and maximum $f_{\text {NVMBUS }}$
2. Typical times are based on typical $f_{\text {NVMOP }}$ and maximum $f_{\text {NVMBUS }}$
3. Maximum times are based on minimum $f_{\text {NVMOP }}$ and maximum $f_{\text {NVMBUS }}$
4. $\mathrm{t}_{\mathrm{cyc}}=1 / \mathrm{f}_{\text {NVMBUS }}$

Program and erase operations do not require any special power sources other than the normal $\mathrm{V}_{\mathrm{DD}}$ supply. For more detailed information about program/erase operations, see the Memory section.

### 6.3 Analog

Peripheral operating requirements and behaviors

### 6.3.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

| Characteristic | Conditions | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Absolute | $V_{\text {DDA }}$ | 2.7 | - | 5.5 | V | - |
|  | Delta to $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {DDAD }}\right)$ | $\Delta \mathrm{V}_{\text {DDA }}$ | -100 | 0 | +100 | mV |  |
| Ground voltage | Delta to $\mathrm{V}_{\text {SS }}\left(\mathrm{V}_{\text {SS }}-\mathrm{V}_{S S A}\right)^{3}$ | $\Delta V_{\text {SSA }}$ | -100 | 0 | +100 | mV |  |
| Input voltage |  | $\mathrm{V}_{\text {ADIN }}$ | $\mathrm{V}_{\text {REFL }}$ | - | $\mathrm{V}_{\text {REFH }}$ | V | - |
| Input capacitance |  | $\mathrm{C}_{\text {ADIN }}$ | - | 4.5 | 5.5 | pF | - |
| Input resistance |  | $\mathrm{R}_{\text {ADIN }}$ | - | 3 | 5 | $\mathrm{k} \Omega$ | - |
| Analog source resistance | 12-bit mode  <br>  $f_{A D C K}>4 \mathrm{MHz}$ <br>  $\mathrm{f}_{\mathrm{ADCK}}<4 \mathrm{MHz}$ | $\mathrm{R}_{\text {AS }}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 2 \\ 5 \\ \hline \\ 5 \\ 10 \\ \hline 10 \end{gathered}$ | $\mathrm{k} \Omega$ | External to MCU |
| ADC conversion clock frequency | High Speed (ADLPC=0) <br> Low Power (ADLPC=1) | $\mathrm{f}_{\text {ADCK }}$ | 0.4 0.4 | - | 8.0 4.0 | MHz | - |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=5.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.

SIMPLIFIED


Figure 12. ADC input impedance equivalency diagram
Table 12. 12-bit ADC Characteristics ( $\left.\mathbf{V}_{\text {REFH }}=\mathbf{V}_{\text {DDA }}, \mathbf{V}_{\text {REFL }}=\mathbf{V}_{\mathrm{SSA}}\right)$

| Characteristic | Conditions | C | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current <br> ADLPC = 1 <br> ADLSMP = 1 <br> $\mathrm{ADCO}=1$ |  | T | IDDA | - | 133 | - | $\mu \mathrm{A}$ | - |
| Supply current <br> ADLPC = 1 <br> ADLSMP $=0$ <br> ADCO $=1$ |  | T | $\mathrm{I}_{\text {DDA }}$ | - | 218 | - | $\mu \mathrm{A}$ | - |
| Supply current <br> ADLPC $=0$ <br> ADLSMP = 1 <br> ADCO $=1$ |  | T | $\mathrm{I}_{\text {DDA }}$ | - | 327 | - | $\mu \mathrm{A}$ | - |
| Supply current <br> ADLPC $=0$ <br> ADLSMP $=0$ <br> $\mathrm{ADCO}=1$ |  | T | $\mathrm{I}_{\text {DDAD }}$ | - | 582 | 990 | $\mu \mathrm{A}$ | - |
| Supply current | Stop, reset, module off | T | $\mathrm{I}_{\text {DDA }}$ | - | 0.011 | 1 | $\mu \mathrm{A}$ |  |

Table continues on the next page...

Peripheral operating requirements and behaviors
Table 12. 12-bit ADC Characteristics ( $\left.\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\mathrm{SSA}}\right)$ (continued)

| Characteristic | Conditions | C | Symb | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC asynchronous clock source | High speed (ADLPC = 0) | P | $\mathrm{f}_{\text {ADACK }}$ | 2 | 3.3 | 5 | MHz | $\begin{aligned} & \mathrm{t}_{\mathrm{ADACK}}= \\ & 1 / \mathrm{f}_{\mathrm{ADACK}} \end{aligned}$ |
|  | Low power (ADLPC = 1) |  |  | 1.25 | 2 | 3.3 |  |  |
| Conversion time (including sample time) | Short sample $(A D L S M P=0)$ | T | $t_{\text {ADC }}$ | - | 20 | - | ADCK cycles | - |
|  | Long sample $(\operatorname{ADLSMP}=1)$ |  |  | - | 40 | - |  |  |
| Sample time | Short sample $(A D L S M P=0)$ | T | $t_{\text {ADS }}$ | - | 3.5 | - | ADCK cycles |  |
|  | Long sample (ADLSMP = 1) |  |  | - | 23.5 | - |  |  |
| Total unadjusted Error | 12-bit mode | T | $\mathrm{E}_{\text {TUE }}$ | - | $\pm 5.0$ | - | LSB ${ }^{2}$ | Includes quantization |
|  | 10-bit mode | P |  | - | $\pm 1.5$ | $\pm 2.0$ |  |  |
|  | 8-bit mode | P |  | - | $\pm 0.7$ | $\pm 1.0$ |  |  |
| Differential NonLiniarity | 12-bit mode | T | DNL | - | $\pm 1.0$ | - | LSB ${ }^{2}$ | - |
|  | 10-bit mode ${ }^{3}$ | P |  | - | $\pm 0.25$ | $\pm 0.5$ |  |  |
|  | 8-bit mode ${ }^{3}$ | P |  | - | $\pm 0.15$ | $\pm 0.25$ |  |  |
| Integral NonLinearity | 12-bit mode | T | INL | - | $\pm 1.0$ | - | $L^{\text {SB }}{ }^{2}$ | - |
|  | 10-bit mode | T |  | - | $\pm 0.3$ | $\pm 0.5$ |  |  |
|  | 8-bit mode | T |  | - | $\pm 0.15$ | $\pm 0.25$ |  |  |
| Zero-scale error | 12-bit mode | C | $E_{z s}$ | - | $\pm 2.0$ | - | LSB ${ }^{2}$ | $\mathrm{V}_{\mathrm{ADIN}}=$ <br> $V_{S S A}$ |
|  | 10-bit mode | P |  | - | $\pm 0.25$ | $\pm 1.0$ |  |  |
|  | 8-bit mode | P |  | - | $\pm 0.65$ | $\pm 1.0$ |  |  |
| Full-scale error | 12-bit mode | T | $\mathrm{E}_{\text {FS }}$ | - | $\pm 2.5$ | - | LSB ${ }^{2}$ | $\mathrm{V}_{\text {ADIN }}=$ <br> $V_{\text {DDA }}$ |
|  | 10-bit mode | T |  | - | $\pm 0.5$ | $\pm 1.0$ |  |  |
|  | 8-bit mode | T |  | - | $\pm 0.5$ | $\pm 1.0$ |  |  |
| Quantization error | $\leq 12$ bit modes | D | $\mathrm{E}_{\mathrm{Q}}$ | - | - | $\pm 0.5$ | LSB ${ }^{2}$ | - |
| Input leakage error | all modes | D | $\mathrm{E}_{\mathrm{IL}}$ | $\mathrm{Im}{ }^{*} \mathrm{R}_{\text {AS }}$ |  |  | mV | $I_{\text {In }}=\text { leakage }$ current (refer to DC characteristics) |
| Temp sensor slope | $-40^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}$ | D | m | - | 3.266 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
|  | $25^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |  |  | - | 3.638 | - |  |  |
| Temp sensor voltage | $25^{\circ} \mathrm{C}$ | D | $\mathrm{V}_{\text {TEMP25 }}$ | - | 1.396 | - | V |  |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=5.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. $1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REFH}}-\mathrm{V}_{\text {REFL }}\right) / 2^{\mathrm{N}}$

### 6.3.2 Analog comparator (ACMP) electricals

Table 13. Comparator electrical specifications

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage | $\mathrm{V}_{\mathrm{DDA}}$ | 2.7 | - | 5.5 | V |
| T | Supply current (Operation mode) | $\mathrm{I}_{\mathrm{DDA}}$ | - | 10 | 20 | $\mu \mathrm{~A}$ |
| D | Analog input voltage | $\mathrm{V}_{\text {AIN }}$ | $\mathrm{V}_{\text {SS }}-0.3$ | - | $\mathrm{V}_{\text {DDA }}$ | V |
| P | Analog input offset voltage | $\mathrm{V}_{\text {AIO }}$ | - | - | 40 | mV |
| C | Analog comparator hysteresis (HYST=0) | $\mathrm{V}_{\mathrm{H}}$ | - | 15 | 20 | mV |
| C | Analog comparator hysteresis (HYST=1) | $\mathrm{V}_{\mathrm{H}}$ | - | 20 | 30 | mV |
| T | Supply current (Off mode) | $\mathrm{I}_{\text {DDAOFF }}$ | - | 60 | - | nA |
| C | Propagation Delay | $\mathrm{t}_{\mathrm{D}}$ | - | 0.4 | 1 | $\mu \mathrm{~s}$ |

### 6.4 Communication interfaces

### 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to $20 \%$ $\mathrm{V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{DD}}$, unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Table 14. SPI master mode timing

| Nu <br> $\mathbf{m}$. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}_{\text {op }}$ | Frequency of operation | $\mathrm{f}_{\text {Bus }} / 2048$ | $\mathrm{f}_{\text {Bus }} / 2$ | Hz | $\mathrm{f}_{\text {Bus }}$ is the bus <br> clock |
| 2 | $\mathrm{t}_{\text {SPSCK }}$ | SPSCK period | $2 \times \mathrm{t}_{\text {Bus }}$ | $2048 \times \mathrm{t}_{\text {Bus }}$ | ns | $\mathrm{t}_{\text {Bus }}=1 / \mathrm{f}_{\text {Bus }}$ |
| 3 | $\mathrm{t}_{\text {Lead }}$ | Enable lead time | $1 / 2$ | - | $\mathrm{t}_{\text {SPSCK }}$ | - |
| 4 | $\mathrm{t}_{\text {Lag }}$ | Enable lag time | $1 / 2$ | - | $\mathrm{t}_{\text {SPSCK }}$ | - |
| 5 | $\mathrm{t}_{\text {WSPSCK }}$ | Clock (SPSCK) high or low time | $\mathrm{t}_{\text {Bus }}-30$ | $1024 \times \mathrm{t}_{\text {Bus }}$ | ns | - |

Table continues on the next page...

Peripheral operating requirements and behaviors
Table 14. SPI master mode timing (continued)

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | tsu | Data setup time (inputs) | 15 | - | ns | - |
| 7 | $\mathrm{t}_{\mathrm{HI}}$ | Data hold time (inputs) | 0 | - | ns | - |
| 8 | $\mathrm{t}_{\mathrm{v}}$ | Data valid (after SPSCK edge) | - | 25 | ns | - |
| 9 | $\mathrm{t}_{\mathrm{HO}}$ | Data hold time (outputs) | 0 | - | ns | - |
| 10 | $\mathrm{t}_{\mathrm{RI}}$ | Rise time input | - | $\mathrm{t}_{\text {Bus }}-25$ | ns | - |
|  | $\mathrm{t}_{\mathrm{F}}$ | Fall time input |  |  |  |  |
| 11 | $\mathrm{t}_{\mathrm{RO}}$ | Rise time output | - | 25 | ns | - |
|  | $\mathrm{t}_{\mathrm{FO}}$ | Fall time output |  |  |  |  |



1. If configured as an output.
2. $\operatorname{LSBF}=0$. For LSBF $=1$, bit order is LSB, bit $1, \ldots$, bit 6, MSB.

Figure 13. SPI master mode timing (CPHA=0)

1.If configured as output
2. $\operatorname{LSBF}=0$. For $\operatorname{LSBF}=1$, bit order is LSB, bit $1, \ldots$, bit 6, MSB.

Figure 14. SPI master mode timing (CPHA=1)
Table 15. SPI slave mode timing

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}_{\mathrm{op}}$ | Frequency of operation | 0 | $\mathrm{f}_{\text {Bus }} / 4$ | Hz | $f_{\text {Bus }}$ is the bus clock as defined in . |
| 2 | $\mathrm{t}_{\text {SPSCK }}$ | SPSCK period | $4 \times t_{\text {Bus }}$ | - | ns | $t_{\text {Bus }}=1 / f_{\text {Bus }}$ |
| 3 | $t_{\text {Lead }}$ | Enable lead time | 1 | - | $t_{\text {Bus }}$ | - |
| 4 | $t_{\text {Lag }}$ | Enable lag time | 1 | - | $t_{\text {Bus }}$ | - |
| 5 | twspsck | Clock (SPSCK) high or low time | $t_{\text {Bus }}-30$ | - | ns | - |
| 6 | $t_{\text {SU }}$ | Data setup time (inputs) | 15 | - | ns | - |
| 7 | $\mathrm{t}_{\mathrm{HI}}$ | Data hold time (inputs) | 25 | - | ns | - |
| 8 | $\mathrm{ta}_{\mathrm{a}}$ | Slave access time | - | $\mathrm{t}_{\text {Bus }}$ | ns | Time to data active from high-impedance state |
| 9 | $\mathrm{t}_{\text {dis }}$ | Slave MISO disable time | - | $t_{\text {Bus }}$ | ns | Hold time to highimpedance state |
| 10 | $\mathrm{t}_{\mathrm{v}}$ | Data valid (after SPSCK edge) | - | 25 | ns | - |
| 11 | $\mathrm{t}_{\mathrm{HO}}$ | Data hold time (outputs) | 0 | - | ns | - |
| 12 | $\mathrm{t}_{\mathrm{RI}}$ | Rise time input | - | $t_{\text {Bus }}-25$ | ns | - |
|  | $\mathrm{t}_{\mathrm{Fl}}$ | Fall time input |  |  |  |  |
| 13 | $\mathrm{t}_{\mathrm{RO}}$ | Rise time output | - | 25 | ns | - |
|  | $\mathrm{t}_{\text {FO }}$ | Fall time output |  |  |  |  |

Peripheral operating requirements and behaviors


NOTE: Not defined!
Figure 15. SPI slave mode timing (CPHA = 0)


NOTE: Not defined!
Figure 16. SPI slave mode timing (CPHA=1)

### 6.5 Human-machine interfaces (HMI)

### 6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

| Symbol | Description | Min. | Type | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSI_RUNF | Fixed power consumption in run mode | - | 100 | - | $\mu \mathrm{A}$ |
| TSI_RUNV | Variable power consumption in run mode <br> (depends on oscillator's current selection) | 1.0 | - | 128 | $\mu \mathrm{~A}$ |
| TSI_EN | Power consumption in enable mode | - | 100 | - | $\mu \mathrm{A}$ |
| TSI_DIS | Power consumption in disable mode | - | 1.2 | - | $\mu \mathrm{A}$ |
| TSI_TEN | TSI analog enable time | - | 66 | - | $\mu \mathrm{s}$ |
| TSI_CREF | TSI reference capacitor | - | 1.0 | - | pF |
| TSI_DVOLT | Voltage variation of VP \& VM around nominal <br> values | 0.19 | - | 1.03 | V |

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.
To find a package drawing, go to http://www.freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
| :---: | :---: |
| 32-pin LQFP | 98 ASH 70029 A |
| $44-$ pin LQFP | 98 ASS 23225 W |
| $48-$ pin LQFP | $98 A S H 00962 \mathrm{~A}$ |
| $64-$ pin QFP | $98 A S B 42844 \mathrm{~B}$ |
| $64-$ pin LQFP | $98 A S S 23234 \mathrm{~W}$ |

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 17. Pin availability by package pin-count

| Pin Number |  |  |  | Lowest Priority <-- --> Highest |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 64-LQFP } \\ & \text { 64-QFP } \end{aligned}$ | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 1 | 1 | 1 | 1 | PTD1 ${ }^{1}$ | KB11P1 | FTM2CH3 | MOSI1 | - |
| 2 | 2 | 2 | 2 | PTD0 ${ }^{1}$ | KBI1P0 | FTM2CH2 | SPSCK1 | - |
| 3 | - | - | - | PTH7 | - | - | - | - |
| 4 | - | - | - | PTH6 | - | - | - | - |
| 5 | 3 | 3 | - | PTE7 | - | TCLK2 | - | - |
| 6 | 4 | 4 | - | PTH2 | - | BUSOUT | - | - |
| 7 | 5 | 5 | 3 | - | - | - | - | $V_{\text {DD }}$ |
| 8 | 6 | 6 | 4 | - | - | - | $\mathrm{V}_{\text {DDA }}$ | $V_{\text {REFH }}$ |
| 9 | 7 | 7 | 5 | - | - | - | $\mathrm{V}_{\text {SSA }}$ | $\mathrm{V}_{\text {REFL }}$ |
| 10 | 8 | 8 | 6 | - | - | - | - | $\mathrm{V}_{\text {SS }}$ |
| 11 | 9 | 9 | 7 | PTB7 | - | SCL | - | EXTAL |
| 12 | 10 | 10 | 8 | PTB6 | - | SDA | - | XTAL |
| 13 | 11 | 11 | - | - | - | - | - | $\mathrm{V}_{\text {SS }}$ |
| 14 | - | - | - | PTH1 ${ }^{1}$ | - | FTM2CH1 | - | - |
| 15 | - | - | - | PTH0 ${ }^{1}$ | - | FTM2CH0 | - | - |
| 16 | 12 | - | - | PTE6 | - | - | - | - |
| 17 | 13 | - | - | PTE5 | - | - | - | - |
| 18 | 14 | 12 | 9 | PTB5 ${ }^{1}$ | FTM2CH5 | SS0 | - | - |
| 19 | 15 | 13 | 10 | PTB4 ${ }^{1}$ | FTM2CH4 | MISOO | - | - |
| 20 | 16 | 14 | 11 | PTC3 | FTM2CH3 | - | ADP11 | - |
| 21 | 17 | 15 | 12 | PTC2 | FTM2CH2 | - | ADP10 | - |
| 22 | 18 | 16 | - | PTD7 | KBI1P7 | TXD2 | - | - |
| 23 | 19 | 17 | - | PTD6 | KBI1P6 | RXD2 | - | - |
| 24 | 20 | 18 | - | PTD5 | KBI1P5 | - | - | - |
| 25 | 21 | 19 | 13 | PTC1 | - | FTM2CH1 | ADP9 | TSI7 |
| 26 | 22 | 20 | 14 | PTC0 | - | FTM2CH0 | ADP8 | TSI6 |
| 27 | - | - | - | PTF7 | - | - | ADP15 | - |
| 28 | - | - | - | PTF6 | - | - | ADP14 | - |
| 29 | - | - | - | PTF5 | - | - | ADP13 | - |
| 30 | - | - | - | PTF4 | - | - | ADP12 | - |
| 31 | 23 | 21 | 15 | PTB3 | KBIOP7 | MOSIO | ADP7 | TSI5 |
| 32 | 24 | 22 | 16 | PTB2 | KBIOP6 | SPSCK0 | ADP6 | TSI4 |

Table continues on the next page...

Table 17. Pin availability by package pin-count (continued)

| Pin Number |  |  |  | Lowest Priority <-- --> Highest |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 64-LQFP } \\ & \text { 64-QFP } \end{aligned}$ | 48-LQFP | 44-LQFP | 32-LQFP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 33 | 25 | 23 | 17 | PTB1 | KBIOP5 | TXD0 | ADP5 | TSI3 |
| 34 | 26 | 24 | 18 | PTB0 | KBIOP4 | RXD0 | ADP4 | TSI2 |
| 35 | - | - | - | PTF3 | - | - | - | TSI15 |
| 36 | - | - | - | PTF2 | - | - | - | TSI14 |
| 37 | 27 | 25 | 19 | PTA7 | FTM2FAULT2 | - | ADP3 | TSI1 |
| 38 | 28 | 26 | 20 | PTA6 | FTM2FAULT1 | - | ADP2 | TSIO |
| 39 | 29 | - | - | PTE4 | - | - | - | - |
| 40 | 30 | 27 | - | - | - | - | - | $\mathrm{V}_{S S}$ |
| 41 | 31 | 28 | - | - | - | - | - | $\mathrm{V}_{\mathrm{DD}}$ |
| 42 | - | - | - | PTF1 | - | - | - | TSI13 |
| 43 | - | - | - | PTF0 | - | - | - | TSI12 |
| 44 | 32 | 29 | - | PTD4 | KBI1P4 | - | - | - |
| 45 | 33 | 30 | 21 | PTD3 | KBI1P3 | SS1 | - | TSI11 |
| 46 | 34 | 31 | 22 | PTD2 | KBI1P2 | MISO1 | - | TSI10 |
| 47 | 35 | 32 | 23 | PTA3 ${ }^{2}$ | KBIOP3 | TXD0 | SCL | - |
| 48 | 36 | 33 | 24 | PTA2 ${ }^{2}$ | KBIOP2 | RXD0 | SDA | - |
| 49 | 37 | 34 | 25 | PTA1 | KBIOP1 | FTM0CH1 | ACMP1 | ADP1 |
| 50 | 38 | 35 | 26 | PTA0 | KBIOPO | FTMOCH0 | ACMP0 | ADP0 |
| 51 | 39 | 36 | 27 | PTC7 | - | TxD1 | - | TSI9 |
| 52 | 40 | 37 | 28 | PTC6 | - | RxD1 | - | TSI8 |
| 53 | 41 | - | - | PTE3 | - | SSO | - | - |
| 54 | 42 | 38 | - | PTE2 | - | MISOO | - | - |
| 55 | - | - | - | PTG3 | - | - | - | - |
| 56 | - | - | - | PTG2 | - | - | - | - |
| 57 | - | - | - | PTG1 | - | - | - | - |
| 58 | - | - | - | PTG0 | - | - | - | - |
| 59 | 43 | 39 | - | PTE1 ${ }^{1}$ | - | MOSIO | - | - |
| 60 | 44 | 40 | - | PTE0 ${ }^{1}$ | - | SPSCK0 | TCLK1 | - |
| 61 | 45 | 41 | 29 | PTC5 | - | FTM1CH1 | - | - |
| 62 | 46 | 42 | 30 | PTC4 | - | FTM1CH0 | RTCO | - |
| 63 | 47 | 43 | 31 | PTA5 | IRQ | TCLKO | - | RESET |
| 64 | 48 | 44 | 32 | PTA4 | - | ACMPO | BKGD | MS |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

## Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

### 8.2 Device pin assignment



Figure 17. MC9S08PT60 64-pin QFP and LQFP package

2. True open drain pins

Figure 18. MC9S08PT60 48-pin LQFP package


Figure 19. MC9S08PT60 44-pin LQFP package


Figure 20. MC9S08PT60 32-pin LQFP package

## 9 Revision history

The following table provides a revision history for this document.
Table 18. Revision history

| Rev. No. | Date | Substantial Changes |
| :---: | :---: | :---: |
| 1 | 10/2011 | Initial public revision. |
| 2 | 11/2011 | - Updated some TBDs <br> - Updated LVD and POR data <br> - Updated ADC data <br> - Updated SPI data <br> - Updated TSI data. |
| 3 | 4/2012 | - Finished all the TBDs <br> - Updated package information |

## How to Reach Us:

## Home Page:

www.freescale.com

## Web Support: <br> http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.
RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.
Freescale ${ }^{\mathrm{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© 2011-2012 Freescale Semiconductor, Inc.

