

RL78/L12

RENESAS MCU

R01DS0157EJ0100 Rev.1.00 2013.01.31

Integrated LCD controller/driver, True Low Power Platform (as low as 62.5 μ A/MHz, and 0.64 μ A for RTC + LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications

1. OUTLINE

1.1 Features

Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): 0.23 μ A, (LVD enabled): 0.31 μ A
- Halt (RTC + LVD): 0.64 μA
- Supports snooze
- Operating: 62.5 μA/MHz
- LCD operating current (Capacitor split method): 0.12 μA
- LCD operating current (Internal voltage boost method): 0.63 μ A (V_{DD} = 3.0 V)

16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory

- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with flash shield window function

Data Flash Memory

- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with +/- 1% accuracy over voltage (1.8 V to 5.5 V) and temperature (-20°C to 85°C)
- Pre-configured settings: 24 MHz, 16 MHz, 12 MHz, 8 MHz, 4 MHz & 1 MHz

Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)

LCD Controller/Driver

- Up to 35 seg x 8 com or 39 seg x 4 com
- Supports capacitor split method, internal voltage boost method and resistance division method
- · Supports waveform types A and B
- Supports LCD contrast adjustment (16 steps)
- Supports LCD blinking

Data Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to $1 \times I^2C$ multi-master
- Up to 2 × CSI/SPI (7-, 8-bit)
- Up to 1 × UART (7-, 8-, 9-bit)
- Up to 1 × LIN

Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog

- ADC: Up to 10 channels, 10-bit resolution, 2.1 μ s conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock frequency detection
- ADC self-test

General Purpose I/O

- 5V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature

• Standard: -40 °C to +85 °C

Package Type and Pin Count

From 7mm x 7mm to 12mm x 12mm QFP: 32, 44, 48, 52, 64 QFN: 64

O ROM, RAM capacities

| | 1 | T Capac | | | | | | | | | | | |
|-------|-------|--------------------|----------|----------|----------|----------|----------|--|--|--|--|--|--|
| Flash | Data | RAM | | RL78/L12 | | | | | | | | | |
| ROM | flash | | 32 pins | 44 pins | 48 pins | 52 pins | 64 pins | | | | | | |
| 32 KB | 2 KB | 1.5 | R5F10RBC | R5F10RFC | R5F10RGC | R5F10RJC | R5F10RLC | | | | | | |
| | | KB ^{Note} | | | | | | | | | | | |
| 16 KB | 2 KB | 1 | R5F10RBA | R5F10RFA | R5F10RGA | R5F10RJA | R5F10RLA | | | | | | |
| | | KB ^{Note} | | | | | | | | | | | |
| 8KB | 2 KB | 1 | R5F10RB8 | R5F10RF8 | R5F10RG8 | R5F10RJ8 | - | | | | | | |
| | | KB ^{Note} | | | | | | | | | | | |

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.


1.2 Ordering Information

• Flash memory version (lead-free product)

| Pin count | Package | Part Number |
|-----------|----------------------------------|---------------------------------------|
| 32 pins | 32-pin plastic LQFP (7 × 7) | R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP |
| 44 pins | 44-pin plastic LQFP (10 × 10) | R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP |
| 48 pins | 48-pin plastic LQFP | R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB |
| | (fine pitch) (7 × 7) | |
| 52 pins | 52-pin plastic LQFP (10 × 10) | R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA |
| 64 pins | 64-pin plastic WQFN (8 × 8) | R5F10RLAANB, R5F10RLCANB |
| | 64-pin plastic LQFP (fine pitch) | R5F10RLAAFB, R5F10RLCAFB |
| | (10 × 10) | |
| | 64-pin plastic LQFP (12 × 12) | R5F10RLAAFA, R5F10RLCAFA |

- 1.3 Pin Configuration (Top View)
- 1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

1.3.3 48-pin products

• 48-pin plastic LQFP (fine pitch) (7 × 7)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

1.3.5 64-pin products

• 64-pin plastic WQFN (8 × 8)




- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

- 64-pin plastic LQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)



Cautions 1. Make EVss pin the same potential as Vss pin.

- 2. Make VDD pin the same potential as EVDD pin.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.


- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD pins and connect the Vss and EVss pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.4 Pin Identification

| ANIO, ANI1, | | P120 to P127: | Port 12 |
|--------------------|------------------------|-------------------|--|
| ANI16 to ANI23: | Analog Input | P130, P137: | Port 13 |
| AVREFM: | Analog Reference | P140 to P147: | Port 14 |
| | Voltage Minus | PCLBUZ0, PCLBUZ1: | Programmable Clock |
| AVREFP: | Analog Reference | | Output/Buzzer Output |
| | Voltage Plus | REGC: | Regulator Capacitance |
| CAPH, CAPL: | Capacitor for LCD | RESET: | Reset |
| COM0 to COM7, | | RTC1HZ: | Real-time Clock Correction Clock |
| COMEXP: | LCD Common Output | | (1 Hz) Output |
| EV _{DD} : | Power Supply for Port | RxD0: | Receive Data |
| EVss: | Ground for Port | SCK00, SCK01: | Serial Clock Input/Output |
| EXCLK: | External Clock Input | SCLA0: | Serial Clock Input/Output |
| | (Main System Clock) | SDAA0: | Serial Data Input/Output |
| EXCLKS: | External Clock Input | SEG0 to SEG38: | LCD Segment Output |
| | (Subsystem Clock) | SI00, SI01: | Serial Data Input |
| INTP0 to INTP7: | Interrupt Request From | SO00, SO01: | Serial Data Output |
| | Peripheral | TI00 to TI07: | Timer Input |
| KR0 to KR3: | Key Return | TO00 to TO07: | Timer Output |
| P10 to P17: | Port 1 | TOOL0: | Data Input/Output for Tool |
| P20, P21: | Port 2 | TOOLRxD, TOOLTxD: | Data Input/Output for External Device |
| P30 to P32: | Port 3 | TxD0: | Transmit Data |
| P40 to P43: | Port 4 | V _{DD} : | Power Supply |
| P50 to P54: | Port 5 | VL1 to VL4: | LCD Power Supply |
| P60, P61: | Port 6 | Vss: | Ground |
| P70 to P74: | Port 7 | X1, X2: | Crystal Oscillator (Main System Clock) |
| | | XT1, XT2: | Crystal Oscillator (Subsystem Clock) |
| | | | |


1.5 Block Diagram

1.5.1 32-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.2 44-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.3 48-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| | | | | | | (1/2) | | | |
|-------------------|--|---|--|--|-----------------------------------|--------------------------|--|--|--|
| | Item | 32-pin | 44-pin | 48-pin | 52-pin | 64-pin | | | |
| | | R5F10RBx | R5F10RFx | R5F10RGx | R5F10RJx | R5F10RLx | | | |
| Code flash me | emory (KB) | 8 to 32 | 8 to 32 | 8 to 32 | 8 to 32 | 16, 32 | | | |
| Data flash me | mory (KB) | 2 | 2 | 2 | 2 | 2 | | | |
| RAM (KB) | | 1, 1.5 Note 1 | 1, 1.5 Note 1 | 1, 1.5 Note 1 | 1, 1.5 Note 1 | 1, 1.5 ^{Note 1} | | | |
| Memory space | e | 1 MB | | | | | | | |
| Main system clock | High-speed system clock | ` , | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V_{DD} = 2.7 to 5.5 V, 1 to 8 MHz: V_{DD} = 1.8 to 2.7 V, 1 to 4 MHz: V_{DD} 1.6 to 1.8 V | | | | | | |
| | High-speed on-chip oscillator clock | HS (high-speed | HS (high-speed main) operation: 1 to 24 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) operation: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) operation: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) operation: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | | | | |
| Subsystem clo | ock | _ | | cillation , external 'P.): V _{DD} = 1.6 to | - | input (EXCLKS) | | | |
| Low-speed or | n-chip oscillator clock | Internal oscillati 15 kHz (TYP.): | on V _{DD} = 1.6 to 5.5 | V | | | | | |
| General-purpo | ose register | 8 bits × 32 registers (8 bits × 8 registers × 4 banks) | | | | | | | |
| Minimum instr | ruction execution time | 0.04167 <i>μ</i> s (Hig | gh-speed on-chip | oscillator clock: | fін = 24 MHz оре | eration) | | | |
| | | 0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation) | | | | | | | |
| | | 30.5 <i>μ</i> s (Subsy | stem clock: fsub = | = 32.768 kHz ope | eration) | | | | |
| Instruction set | ı | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | | |
| I/O port | Total | 20 | 29 | 33 | 37 | 47 | | | |
| | CMOS I/O | 15 | 22 | 26 | 30 | 39 | | | |
| | CMOS input | 3 | 5 | 5 | 5 | 5 | | | |
| | CMOS output | - | - | - | _ | 1 | | | |
| | N-ch open-drain I/O (EV _{DD} tolerance) | 2 | 2 | 2 | 2 | 2 | | | |
| Timer | 16-bit timer | 8 channels | 8 channels | (with 1 channel r | emote control ou | tput function) | | | |
| | Watchdog timer | | | 1 channel | | | | | |
| | Real-time clock (RTC) | | | 1 channel | | | | | |
| | 12-bit interval timer (IT) | | | 1 channel | | | | | |
| | Timer output | 4 channels (PWM outputs: 3 Note 2) | 5 channels (PWM outputs: 4 Note 2) | 6 channels (PWM outputs: 5 Note 2) | 8 channels (PWM outputs: 7 Note 2 | | | | |
| | RTC output | _ | 1 • 1 Hz (subsy | stem clock: fsub = | = 32.768 kHz or) | | | | |
| | | | | | | | | | |

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used.

The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).

<R>

(2/2)

| | | | | | | (2/2) | | |
|------------------------------------|---|---|--|--------------------|------------------|------------------|--|--|
| Ite | m | 32-pin | 44-pin | 48-pin | 52-pin | 64-pin | | |
| | | R5F10RBx | R5F10RFx | R5F10RGx | R5F10RJx | R5F10RLx | | |
| Clock output/buzz | er output | 1 2 | | | | | | |
| | | (Main system | 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz | | | | | |
| | | (Subsystem | (Subsystem clock: fsub = 32.768 kHz operation) | | | | | |
| 8/10-bit resolution | A/D converter | 4 channels | 7 channels | 9 channels | 10 channels | 10 channels | | |
| Serial interface | | CSI: 2 chan | nel/UART (LIN-b | us supported): 1 | channel | | | |
| I ² C bus | | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | | |
| LCD controller/driver | | Internal voltage division method are swi | boosting method | d, capacitor split | method, and exte | ernal resistance | | |
| Segment sig | anal output | 13 | 22 (18) Note 1 | 26 (22) Note 1 | 30 (26) Note 1 | 39 (35) Note 1 | | |
| Common si | | 4 | 4 (8) Note 1 | | | | | |
| Multiplier and divider/multiply-ac | Multiplier and divider/multiply-accumulator | | 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) | | | | | |
| DMA controller | T | 2 channels | 1 | 1 | 1 | | | |
| Vectored interrupt | Internal | 23 | 23 | 23 | 23 | 23 | | |
| sources | External | 4 | 6 | 7 | 7 | 9 | | |
| Key interrupt | | | | 4 | | | | |
| Reset | | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access | | | | | | |
| Power-on-reset cir | cuit | Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V | | | | | | |
| Voltage detector | | | • Rising edge: 1.67 V to 4.06 V (14 stages) • Falling edge: 1.63 V to 3.98 V (14 stages) | | | | | |
| On-chip debug fur | nction | Provided | | | | | | |
| Power supply volta | age | V _{DD} = 1.6 to 5.5 | 5 V | | | | | |
| Operating ambien | t temperature | T _A = -40 to +85 °C | | | | | | |

Notes 1. The values in parentheses are the number of signal outputs when 8 com is used.

The illegal instruction is generated when instruction code FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



<R>

<R> 2. ELECTRICAL SPECIFICATIONS

- Cautions 1. The RL78/L12 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EV_{DD}, or EV_{SS} pin, replace EV_{DD} with V_{DD}, or replace EV_{SS} with V_{SS}.
 - 3. The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products.

RENESAS

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/3)

| Parameter | Symbols | Conditions | Ratings | Unit |
|------------------------|------------------|--|--|------|
| Supply voltage | V _{DD} | V _{DD} = EV _{DD} | -0.5 to +6.5 | ٧ |
| | EV _{DD} | V _{DD} = EV _{DD} | -0.5 to +6.5 | ٧ |
| | Vss | | -0.5 to +0.3 | ٧ |
| | EVss | | -0.5 to +0.3 | V |
| REGC pin input voltage | VIREGC | REGC | $-0.3 \text{ to } +2.8$ and $-0.3 \text{ to V}_{DD} +0.3^{\text{Note 1}}$ | V |
| Input voltage | VI1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | -0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| | V ₁₂ | P60, P61 (N-ch open-drain) | -0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| | Vıз | P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET | -0.3 to V_{DD} +0.3 $^{Note 2}$ | ٧ |
| Output voltage | Vo ₁ | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | -0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| | Vo ₂ | P20, P21 | -0.3 to V _{DD} +0.3 Note 2 | ٧ |
| Analog input voltage | VAI1 | ANI16 to ANI23 | -0.3 to EV _{DD} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 3} | V |
| | V _{Al2} | ANIO, ANI1 | -0.3 to V _{DD} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 3} | V |

<R>

<R>

<R>

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed $AV_{REF(+)} + 0.3 V$ in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AVREF(+): + side reference voltage of the A/D converter.

<R>

Absolute Maximum Ratings ($T_A = 25$ °C) (2/3)

| | Parameter | Symbols | Conditions | Ratings | Unit |
|---------|-------------|-----------------|--|--------------|------|
| <r></r> | LCD voltage | V _{L1} | V _{L1} voltage ^{Note} | -0.3 to +2.8 | V |
| | | V _{L2} | V _{L2} voltage ^{Note} | -0.3 to +6.5 | V |
| | | VL3 | V _{L3} voltage ^{Note} | -0.3 to +6.5 | V |
| | | V _{L4} | V _{L4} voltage ^{Note} | -0.3 to +6.5 | V |
| | | V _{L5} | CAPL, CAPH voltage ^{Note} | -0.3 to +6.5 | V |
| | | V _{L6} | COM0 to COM7, SEG0 to SEG38, COMEXP output | -0.3 to +6.5 | V |
| | | | voltage | | |

- Note This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μ F \pm 30%) and connect a capacitor (0.47 μ F \pm 30%) between the CAPL and CAPH pins.
- <R> Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Absolute Maximum Ratings (TA = 25°C) (3/3)

| Parameter | Symbols | | Conditions | Ratings | Unit |
|----------------------|------------------|-----------------------------|--|-------------|------|
| Output current, high | Іон1 | Per pin | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 | -40 | mA |
| | | Total of all pins -170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | -70 | mA |
| | | | P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 | -100 | mA |
| | І ОН2 | Per pin | P20, P21 | -0.5 | mA |
| | | Total of all pins | | -1 | mA |
| Output current, low | IOL1 | Per pin | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | 40 | mA |
| | | Total of all pins 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | 70 | mA |
| | | | P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 | 100 | mA |
| | lo _{L2} | Per pin | P20, P21 | 1 | mA |
| | | Total of all pins | | 2 | mA |
| Operating ambient | TA | In normal operati | on mode | -40 to +85 | °C |
| temperature | | In flash memory | n flash memory programming mode | | |
| Storage temperature | T _{stg} | | | -65 to +150 | °C |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

<R> 2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{Vss} = EV_{SS} = 0 \text{ V})$

| Parameter | Resonator | Recommended Circuit | Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------|------------------------|-------------------------------------|------|--------|------|------|
| X1 clock oscillation | Ceramic resonator/ | Vss X1 X2 Rd ∤ | $2.7~V \leq V_{DD} \leq 5.5~V$ | 1.0 | | 20.0 | MHz |
| frequency (fx) ^{Note} | crystal resonator | C1= C2= | 1.8 V ≤ V _{DD} < 2.7 V 1.0 | | 8.0 | MHz | |
| | | <i>m</i> | 1.6 V ≤ V _{DD} <1.8 V | 1.0 | | 4.0 | MHz |
| XT1 clock oscillation frequency (fxr) ^{Note} | Crystal resonator | Vss XT2 XT1 | | 32 | 32.768 | 35 | kHz |

Note Indicates only oscillator characteristics. Refer to 2.4 AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- . Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- 3. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.



2.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

| Oscillators | Parameters | | Conditions | | | MAX. | Unit |
|---|------------|---------------|-----------------|------|----|------|------|
| High-speed on-chip oscillator clock frequency Note 1 | fін | | | 1 | | 24 | MHz |
| High-speed on-chip oscillator | | –20 to +85 °C | 1.8 V≤Vdd≤5.5 V | -1 | | +1 | % |
| clock frequency accuracy Note 2 | | | 1.6 V≤Vdd≤1.8 V | -5 | | +5 | % |
| | | –40 to −20 °C | 1.8 V≤Vdd≤5.5 V | -1.5 | | +1.5 | % |
| | | | 1.6 V≤Vdd≤1.8 V | -5.5 | | +5.5 | % |
| Low-speed on-chip oscillator clock frequency | fiL | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

- **Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.
 - **2.** This indicates the oscillator characteristics only. Refer to **2.4 AC Characteristics** for instruction execution time.

2.3 DC Characteristics

2.3.1 Pin characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/5)

| Items | Symbol | | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|--------------|---------------------------------------|---|---|------|------|-----------------|------|
| Output current, high ^{Note 1} | Іон1 | | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P70 to P74, P120, P125 to P127, P130, P140 to P147 | | | | -10.0 Note 3 | mA |
| | | Total of P10 | to P14, P40 to P43, P120, | $4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ | | | -40.0 | mA |
| | | P130, P140 to P147 | 2.7 V ≤ EV _{DD} < 4.0 V | | | -8.0 | mA | |
| | | (When duty = $70\%^{\text{Note 2}}$) | | 1.8 V ≤ EV _{DD} < 2.7 V | | | -4.0 | mA |
| | | | | 1.6 V ≤ EV _{DD} < 1.8 V | | | -2.0 | mA |
| | | Total of P15 | to P17, P30 to P32, | $4.0~V \leq EV_{DD} \leq 5.5~V$ | | | -60.0 | mA |
| | | , | P70 to P74, P125 to P127 | $2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$ | | | -15.0 | mA |
| | | (When duty | = 70%) | $1.8 \text{ V} \leq \text{EV}_{DD} < 2.7 \text{ V}$ | | | -8.0 | mA |
| | | | 1.6 V ≤ EV _{DD} < 1.8 \ | | | | -4.0 | mA |
| | | Total of all p | | | | | -100.0 | |
| | І он2 | P20, P21 | Per pin | | | | -0.1 Note 3 | mA |
| | | | Total of all pins (When duty = 70% Note 2) | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | -1.5 | mA |

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD}, EV_{DD} pins to an output pin.
 - 2. Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(loh \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 50% and loh = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. Do not exceed the total current value.

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(2/5)

| Items | Symbol | | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------------------------------|------------------|--|---|--|------|------|----------------|------|
| Output current, low ^{Note 1} | lol1 | | P10 to P17, P30 to P32, F 1, P70 to P74, P120, P125 147 | • | | | 20.0 Note 3 | mA |
| | | Per pin for | P60, P61 | | | | 15.0 Note 3 | mA |
| | | | 0 to P14, P40 to P43, | $4.0~V \leq EV_{DD} \leq 5.5~V$ | | | 70.0 | mA |
| | | P120, P130, P140 to P147 (When duty = 70% Note 2) | | $2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$ | | | 15.0 | mA |
| | | (when dut | y = 70%) | 1.8 V ≤ EV _{DD} < 2.7 V | | | 9.0 | mA |
| | | | | 1.6 V ≤ EV _{DD} < 1.8 V | | | 4.5 | mA |
| | | Total of P1 | Fotal of P15 to P17, P30 to P32, $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | | | | 80.0 | mA |
| | | P50 to P54 | 1, P60, P61, P70 to P74, | 2.7 V ≤ EV _{DD} < 4.0 V | | | 35.0 | mA |
| | | | $y = 70\%^{\text{Note 2}})$ | 1.8 V ≤ EV _{DD} < 2.7 V | | | 20.0 | mA |
| | | ` | , | 1.6 V ≤ EV _{DD} < 1.8 V | | | 10.0 | mA |
| | | Total of all (When dut | pins $y = 70\%^{\text{Note 2}}$ | | | | 150.0 | mA |
| | lo _{L2} | P20, P21 | Per pin for | | | | 0.4 Note 3 | mA |
| | | | Total of all pins (When duty = 70% ^{Note 2}) | $1.6~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ | | | 5.0 | mA |

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVss and Vss pin.
 - 2. Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 50% and lol = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(50 \times 0.01) = 14.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. Do not exceed the total current value.

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(3/5)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|------------------------|------------------|--|---|---------------------|--------------------|---------------------|------|
| Input voltage, high | V _{IH1} | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EV _{DD} | | EV _{DD} | V |
| | V _{IH2} | P10, P11, P15, P16 | TTL input buffer $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 2.2 | | EV _{DD} | V |
| | | | TTL input buffer $3.3 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$ | 2.0 | | EV _{DD} | V |
| | | | TTL input buffer $1.6~\text{V} \leq \text{EV}_{\text{DD}} < 3.3~\text{V}$ | 1.50 | | EV _{DD} | V |
| | V _{IH3} | P20, P21 | 0.7V _{DD} | | V _{DD} | V | |
| | V _{IH4} | P60, P61 | 0.7EV _{DD} | | EV _{DD} | V | |
| | V _{IH5} | P121 to P124, P137, EXCLK, EXCLKS | S, RESET | 0.8V _{DD} | | V _{DD} | V |
| Input voltage, low | V _{IL1} | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | 50 to P54, P70 to P74, P120, | | | 0.2EV _{DD} | V |
| | VIL2 | P10, P11, P15, P16 | TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V | 0 | | 0.8 | V |
| | | | TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V | 0 | | 0.5 | V |
| | | | TTL input buffer 1.6 V \leq EV _{DD} $<$ 3.3 V | 0 | | 0.32 | V |
| | VIL3 | P20, P21 | | 0 | | 0.3V _{DD} | V |
| | VIL4 | P60, P61 | | 0 | | 0.3EV _{DD} | V |
| | VIL5 | P121 to P124, P137, EXCLK, EXCLKS | 0 | | 0.2V _{DD} | V | |

Caution The maximum value of V_{IH} of P10, P12, P15, P17 is EV_{DD}, even in the N-ch open-drain mode.

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(4/5)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------------|------------------|---|---|-----------------------|------|------|------|
| Output voltage, high | | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -10 mA | EV _{DD} -1.5 | | | V | |
| | | P125 to P127, P130, P140 to P147 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ loh1 = -3.0 mA | EV _{DD} -0.7 | | | V |
| | | | $2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -2.0 mA | EV _{DD} -0.6 | | | V |
| | | | 1.8 V \leq EV _{DD} \leq 5.5 V, Іон1 = -1.5 mA | EV _{DD} -0.5 | | | V |
| | | | $1.6 \text{ V} \le \text{EV}_{DD} < 5.5 \text{ V},$ loh1 = -1.0 mA | EV _{DD} -0.5 | | | V |
| | V _{OH2} | P20, P21 | 1.6 V \leq V _{DD} \leq 5.5 V, Іон2 = $-100~\mu$ A | V _{DD} -0.5 | | | V |
| Output voltage, low | V _{OL1} | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, | $4.0~\textrm{V} \leq \textrm{EV}_\textrm{DD} \leq 5.5~\textrm{V},$ $\textrm{IoL1} = 20~\textrm{mA}$ | | | 1.3 | V |
| | | P125 to P127, P130, P140 to P147 | $4.0~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V},$ $\text{IoL1} = 8.5~\text{mA}$ | | | 0.7 | V |
| | | | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{IoL1} = 3.0 \text{ mA}$ | | | 0.6 | V |
| | | | $2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$ | | | 0.4 | V |
| | | | $1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$ | | | 0.4 | V |
| | | | $1.6 \text{ V} \le \text{EV}_{DD} < 5.5 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$ | | | 0.4 | V |
| | V _{OL2} | P20, P21 | 1.6 V \leq V _{DD} \leq 5.5 V, lo _{L2} = 400 μ A | | | 0.4 | V |
| | V _{OL3} | P60, P61 | $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol3} = 15.0 \text{ mA}$ | | | 2.0 | V |
| | | | $4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 5.0 mA | | | 0.4 | V |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 3.0 mA | | | 0.4 | V |
| | | | $1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 2.0 mA | | | 0.4 | V |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$ | | | 0.4 | V |

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(5/5)

| Items | Symbol | Conditio | ns | | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-------------------|---|--|--|------|------|------|------|
| Input leakage current, high | Ішн1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147 | P43, P50 to P54, P60, 0 to P74, P120, | | | | 1 | μΑ |
| | I _{LIH2} | ILIH2 P20, P21, P137, RESET VI = VDD | | | | 1 | μА | |
| | Ішнз | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS) | VI = VDE | In input port or external clock input | | | 1 | μΑ |
| | | | | In resonator connection | | | 10 | μΑ |
| Input leakage current, low | ILIL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147 | Vı = EVss | | | | -1 | μΑ |
| | I _{LIL2} | P20, P21, P137, RESET | Vı = Vss | | | | -1 | μА |
| | Ішз | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS) | | In input port or external clock input | | | -1 | μА |
| | | | | In resonator connection | | | -10 | μΑ |
| On-chip pll-up | R _{U1} | Vı = EVss | SEGxx port | | | | | |
| resistance | | | 2.4 V | \leq EV _{DD} = V _{DD} \leq 5.5 V | 10 | 20 | 100 | kΩ |
| | | | $1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} < 2.4 \text{ V}$ | | 10 | 30 | 100 | kΩ |
| | Ru2 | | | Ports other than above | | 20 | 100 | kΩ |
| | | | (Except for P60, P61, and P130) | | | | | |

2.3.2 Supply current characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/3)

| Parameter | Symbol | | Conditions | | | | | | MAX. | Unit |
|-----------|-------------|-----------|------------------------------------|--|--------------------------------|-------------------------|-----|-----|------|------|
| Supply | IDD1 Note 1 | Operating | HS | f _{IH} = 24 MHz ^{Note 3} | Basic | V _{DD} = 5.0 V | | 1.5 | | mA |
| current | | mode | (high-speed main) mode | | operation | V _{DD} = 3.0 V | | 1.5 | | mA |
| | | | Note 5 | | Normal | V _{DD} = 5.0 V | | 3.3 | 5.0 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 3.3 | 5.0 | mA |
| | | | | fin = 16 MHz Note 3 | Normal | V _{DD} = 5.0 V | | 2.5 | 3.7 | mA |
| | | | | | operation | V _{DD} = 3.0 V | | 2.5 | 3.7 | mA |
| | | | LS | fin = 8 MHz Note 3 | Normal | V _{DD} = 3.0 V | | 1.2 | 1.8 | mA |
| | | | (low-speed main) mode | | operation | V _{DD} = 2.0 V | | 1.2 | 1.8 | mA |
| | | | LV | f _{IH} = 4 MHz ^{Note 3} | Normal | V _{DD} = 3.0 V | | 1.2 | 1.7 | mA |
| | | | (low-voltage main) mode Note | | operation | V _{DD} = 2.0 V | | 1.2 | 1.7 | mA |
| | | | HS | $f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$ | Normal operation | Square wave input | | 2.8 | 4.4 | mA |
| | | | (high-speed main) mode Notes | V _{DD} = 5.0 V | | Resonator connection | | 3.0 | 4.6 | mA |
| | | | | f _{MX} = 20 MHz ^{Note 2} , | Normal operation | Square wave input | | 2.8 | 4.4 | mA |
| | | | | V _{DD} = 3.0 V | | Resonator connection | | 3.0 | 4.6 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ | Normal operation | Square wave input | | 1.8 | 2.6 | mA |
| | | | | V _{DD} = 5.0 V | | Resonator connection | | 1.8 | 2.6 | mA |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ | Normal operation | Square wave input | | 1.8 | 2.6 | mA |
| | | | | V _{DD} = 3.0 V | | Resonator connection | | 1.8 | 2.6 | mA |
| | | | LS (low-speed main) mode | $f_{MX} = 8 MHz^{Note 2}$ | Normal operation | Square wave input | | 1.1 | 1.7 | mA |
| | | | | V _{DD} = 3.0 V | | Resonator connection | | 1.1 | 1.7 | mA |
| | | | | $f_{MX} = 8 MHz^{Note 2}$ | Normal | Square wave input | | 1.1 | 1.7 | mA |
| | | | | V _{DD} = 2.0 V | operation | Resonator connection | | 1.1 | 1.7 | mA |
| | | | Subsystem | fsub = 32.768 kHz Note 4 | Normal | Square wave input | | 3.5 | 4.9 | μΑ |
| | | | clock operation | $T_A = -40^{\circ}C$ | operation | Resonator connection | | 3.6 | 5.0 | μΑ |
| | | | Орстаногт | fsub = 32.768 kHz Note 4 | Normal | Square wave input | | 3.6 | 4.9 | μΑ |
| | | | | T _A = +25°C | operation | Resonator connection | | 3.7 | 5.0 | μΑ |
| | | | | fsub = 32.768 kHz Note 4 | Normal | Square wave input | | 3.7 | 5.5 | μΑ |
| | | | T _A = +50°C | operation | Resonator connection | | 3.8 | 5.6 | μΑ | |
| | | | | fsub = 32.768 kHz Note 4 | Normal | Square wave input | | 3.8 | 6.3 | μΑ |
| | | | | T _A = +70°C | operation | Resonator connection | | 3.9 | 6.4 | μА |
| | | | | fsub = 32.768 kHz Note 4 | Normal | Square wave input | | 4.1 | 7.7 | μΑ |
| | | | | T _A = +85°C | $T_A = +85^{\circ}C$ operation | | | 4.2 | 7.8 | μΑ |

(Notes and Remarks are listed on the next page.)

<R>

<R>

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)). However, not including the current flowing into the watchdog timer, 12-bit interval timer, A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped. When real-time clock is stopped.
 - 3. When high-speed system clock and subsystem clock are stopped. When real-time clock is stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When real-time clock, serial interface IICA, multiplier and divider/multiply-accumulator, and DMA contoroller are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fih: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(2/3)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------|------------------------|------------------|--|--|-------------------------|------|------|------|------|
| Supply | I _{DD2} | HALT | HS | f _{IH} = 24 MHz Note 4 | V _{DD} = 5.0 V | | 0.44 | 1.28 | mA |
| current | Note 2 | mode | (high-speed | | V _{DD} = 3.0 V | | 0.44 | 1.28 | mA |
| Note 1 | | | main) mode | f _{IH} = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.40 | 1.00 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.40 | 1.00 | mA |
| | | | LS | f _{IH} = 8 MHz Note 4 | V _{DD} = 3.0 V | | 260 | 530 | μΑ |
| | | | (low-speed main) mode | | V _{DD} = 2.0 V | | 260 | 530 | μА |
| | | | LV | f _{IH} = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 420 | 640 | μA |
| | | | (low-voltage main) mode | | V _{DD} = 2.0 V | | 420 | 640 | μΑ |
| | | | HS | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.28 | 1.00 | mA |
| | | | (high-speed | V _{DD} = 5.0 V | Resonator connection | | 0.45 | 1.17 | mA |
| | | | main) mode | f _{MX} = 20 MHz ^{Note 3} , | Square wave input | | 0.28 | 1.00 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.45 | 1.17 | mA |
| | | | | f _{MX} = 10 MHz ^{Note 3} , | Square wave input | | 0.19 | 0.60 | mA |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.26 | 0.67 | mA |
| | | | | fmx = 10 MHz ^{Note 3} , | Square wave input | | 0.19 | 0.60 | mA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.26 | 0.67 | mA |
| | | | LS (low-speed main) mode Note 7 Subsystem clock | $f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 95 | 330 | μA |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 145 | 380 | μA |
| | | | | $f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 95 | 330 | μA |
| | | | | V _{DD} = 2.0 V | Resonator connection | | 145 | 380 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.31 | 0.57 | μA |
| | | | | T _A = -40C | Resonator connection | | 0.50 | 0.76 | μA |
| | | | operation | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.37 | 0.57 | μA |
| | | | | T _A = +25°C | Resonator connection | | 0.56 | 0.76 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.46 | 1.17 | μA |
| | | | | T _A = +50°C | Resonator connection | | 0.65 | 1.36 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.57 | 1.97 | μA |
| | | | | T _A = +70°C | Resonator connection | | 0.76 | 2.16 | μA |
| | | | | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.85 | 3.37 | μA |
| | | | | T _A = +85°C | Resonator connection | | 1.04 | 3.56 | μΑ |
| | IDD3 ^{Note 6} | STOP mode Note 8 | $T_A = -40^{\circ}C$ | | | | 0.17 | 0.50 | μΑ |
| | | | T _A = +25°C | T _A = +25°C | | | | 0.50 | μΑ |
| | | | T _A = +50°C | | | | 0.32 | 1.10 | μΑ |
| | | | T _A = +70°C | | | | 0.43 | 1.90 | μΑ |
| | | | T _A = +85°C | | | | 0.71 | 3.30 | μΑ |

(Notes and Remarks are listed on the next page.)

<R>

<R>

<R>

<R>

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The values below the MAX. column include the peripheral operation current (except for back ground operation (BGO)). However, not including the current flowing into the watchdog timer, 12-bit interval timer, A/D converter, LVD circuit, I/O port, on-chip pull-up/pull-down resistors, and LCD controller driver.
 - 2. During HALT instruction execution by flash memory.
- <R> 3. When high-speed on-chip oscillator and subsystem clock are stopped. When real-time clock and multiplier and divider/multiply-accumulator are stopped.
 - **4.** When high-speed system clock and subsystem clock are stopped. When real-time clock and multiplier and divider/multiply-accumulator are stopped.
 - 5. When operating real-time clock (RTC) and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator and high-speed system clock are stopped. When real-time clock, serial interface IICA, multiplier and divider/multiply-accumulator, and DMA contoroller are stopped. The values below the MAX. column include the leakage current.
 - **6.** When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. When real-time clock, serial interface IIC, multiplier and divider/multiply-accumulator, and DMA contoroller are stopped. The values below the MAX. column include the leakage current.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}@1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- **8.** Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(3/3)

| Parameter | Symbol | | | MIN. | TYP. | MAX. | Unit | |
|--|-----------------------------|------------------------|--------------------|---|------|--------------|-------|----|
| RTC operating current | IRTC Notes 1, 2 | fmain is stopped | fmain is stopped | | | | | μА |
| 12-bit inteval timer current | IIT Notes 1, 2 | fmain is stopped | | | | 0.08 Note 12 | | μА |
| Watchdog timer operating current | IWDT Notes 2, 3 | fil = 15 kHz, fmain is | stopped | | | 0.24 | | μΑ |
| A/D converter | IADC Note 4 | When conversion | Normal mode, A | VREFP = VDD = 5.0 V | | 1.3 | 1.7 | mA |
| operating current | | at maximum speed | Low voltage mo | de, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$ | | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | IADREF | | | | 75.0 | | μΑ | |
| Temperature sensor operating current | Ітмрѕ | | | | | | | μΑ |
| LVD operating current | ILVD Note 5 | | | | | | | μА |
| BGO operating current | BGO Notes 6, 7 | | | | | 2.00 | 12.20 | mA |
| Flash self-programming operating current | IFSP Note 8 | | | | | 2.00 | 12.20 | mA |
| LCD operating current | ILCD1 Notes 9, 10 | External resistance | division method | V _{DD} = E _{DD} = 5.0 V V _{L4} = 5.0 V | | 0.04 | 0.2 | μА |
| | ILCD2 Note 9 | Internal voltage boo | osting method | V _{DD} = E _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H) | | 1.12 | 3.7 | μА |
| | | | | V _{DD} = E _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H) | | 0.63 | 2.2 | μА |
| | ILCD3 Note 9 | Capacitor split method | | V _{DD} = E _{DD} = 3.0 V V _{L4} = 3.0 V | | 0.12 | 0.5 | μА |
| SNOOZE | I _{SNOZ} | ADC operation | The mode is perfo | rmed ^{Note 11} | | 0.50 | 0.60 | mA |
| operating current | perating The A/D conversion | | | | | 1.20 | 1.44 | mA |
| | | CSI/UART operation | CSI/UART operation | | | | 0.84 | mA |

(Note, Caution and Remark are lisited on the next page)

<R>

<R>

<R>

<R>

- Notes 1. Current flowing only to the real-time clock (excluding the operating current of the XT1 oscillator). The TYP. value of the current value of the RL78/L12 is the sum of the TYP. values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. The IDD1 and IDD2 MAX. values also include the real-time clock operating current. However, IDD2 subsystem clock operation includes the operational current of the real-time clock.
 - 2. When high-speed on-chip oscillator and high-speed system clock are stopped.
 - 3. Current flowing only to the watchdog timer (including the operating current of the 15 kHz low-speed on-chip oscillator). The supply current value of the RL78/L12 is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
 - **4.** Current flowing only to the A/D converter. The supply current value of the RL78/L12 is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - **5.** Current flowing only to the LVD circuit. The supply current value of the RL78/L12 is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
 - **6.** Current flowing only when the BGO operates. The supply current value of the RL78/L12 is the sum of IDD1 or IDD2 and IBGO when the BGO operates in an operation mode.
 - 7. Current flowing during data flash programming (not including the CPU operating current). The TYP. value indicates the averaged current for repeated writing and erasing of contiguous 1 KB on the flash memory. The MAX. value indicates the inrush current that flows during flash programming.
 - **8.** Current flowing during code flash programming (not including the CPU operating current). The TYP. value indicates the averaged current for repeated writing and erasing of contiguous 1 KB on the flash memory. The MAX. value indicates the inrush current that flows during flash programming.
 - 9. Current flowing only to the LCD controller/driver (VDD pin). The supply current value of the RL78/L12 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- · Set 20 pins as a segment function, all lighting
- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **10.** Not including the current that flows through the external divider resistor when the external resistance division method is used.
- 11. For shift time to the SNOOZE mode, see 19.3.3 SNOOZE mode in the RL78/L12 User's Manual: Hardware (R01UH0330E).
- <R> 12. Add 200 nA when using fil.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



2.4 AC Characteristics

2.4.1 Basic operation

(Ta = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)


| Items | Symbol | Conditions | | | MIN. | TYP. | MAX. | Unit |
|--|-----------------|---|------------------------------|---|-----------|---------------------------------------|------|------|
| Instruction cycle (minimum instruction execution time) | Тсч | Main system | HS (high-spee | d $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ | 0.04167 | | 1 | μS |
| | | clock (fmain) operation | main) mode | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 0.0625 | | 1 | μS |
| | | | LV (low voltag main) mode | e 1.6 V ≤ V _{DD} ≤ 5.5 V | 0.25 | | 1 | μS |
| | | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.125 | | 1 | μS |
| | | Subsystem c operation | lock (fsub) | 1.8 V ≤ V _{DD} ≤ 5.5 V | 28.5 | 30.5 | 31.3 | μS |
| | | In the self | HS (high-spee | d 2.7 V ≤ V _{DD} ≤ 5.5 V | 0.04167 | | 1 | μS |
| | | programming mode | main) mode | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 0.0625 | | 1 | μS |
| | | | LV (low voltag main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.25 | | 1 | μs |
| | | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.125 | | 1 | μS |
| External main system clock | fex | $2.7 \text{ V} \leq \text{V}_{DD} \leq$ | 5.5 V | | 1.0 | | 20.0 | MHz |
| frequency | | $1.8 \text{ V} \leq \text{V}_{DD} <$ | : 2.7 V | | 1.0 | | 8.0 | MHz |
| | | $1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$ | | | 1.0 | | 4.0 | MHz |
| | fexs | | | | | | 35 | kHz |
| External main system clock input high-level width, low-level width | texh, texl | $2.7~V \leq V_{DD} \leq 5.5~V$ | | | 24 | | | ns |
| riigii-ievei wiatii, iow-ievei wiatii | | 1.8 V ≤ V _{DD} < 2.7 V | | | 60 | | | ns |
| | | 1.6 V ≤ V _{DD} < 1.8 V | | | 120 | | | ns |
| | texhs, texhs | | 13.7 | | | μS | | |
| TI00 to TI07 input high-level width, low-level width | tтін, tтіL | | | | 1/fмск+10 | | | ns |
| TO00 to TO07 output frequency | f TO | HS (high-speed | main) 4.0 \ | $' \le EV_DD \le 5.5 \ V$ | | | 12 | MHz |
| | | mode | 2.7 \ | ′ ≤ EV _{DD} < 4.0 V | | | 8 | MHz |
| | | | 2.4 \ | $' \le EV_DD < 2.7 \ V$ | | | 4 | MHz |
| | | LV (low voltage mode | main) 1.6 \ | $V \leq EV_{DD} \leq 5.5 V$ | | | 2 | MHz |
| | | LS (low-speed r mode | main) 1.8 \ | $V \leq EV_{DD} \leq 5.5 V$ | | | 4 | MHz |
| PCLBUZ0, PCLBUZ1 output | fpcL | HS (high-speed | main) 4.0 \ | $' \le EV_DD \le 5.5 \ V$ | | | 16 | MHz |
| frequency | | mode | 2.7 \ | $' \le EV_DD < 4.0 \ V$ | | | 8 | MHz |
| | | | | $V \leq EV_{DD} < 2.7 V$ | | | 4 | MHz |
| | | LV (low voltage | | $V \leq EV_{DD} \leq 5.5 V$ | | | 4 | MHz |
| | | mode | | ' ≤ EV _{DD} < 1.8 V | | | 2 | MHz |
| | | LS (high-speed mode | main) 1.8 \ | $V \leq EV_{DD} \leq 5.5 V$ | | | 4 | MHz |
| Interrupt input high-level width, | tinth, | INTP0 | | $' \le V_{DD} \le 5.5 \text{ V}$ | 1 | | | μS |
| low-level width | tintl | INTP1 to INT | P7 1.6 \ | $' \le EV_{DD} \le 5.5 V$ | 1 | | | μS |
| Key interrupt input low-level width | tkr | tkR KR0 to KR3 | | $V \leq EV_{DD} \leq 5.5 V$ | 250 | · · · · · · · · · · · · · · · · · · · | | ns |
| | | | 1.6 \ | ′ ≤ EV _{DD} < 1.8 V | 1 | | | μS |
| RESET low-level width | trsl | | | | 10 | | | μS |

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))




<R> AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



<R>

2.5 Peripheral Functions Characteristics


2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | HS | Note 1 | LS | Note 2 | LV | Note 3 | Unit |
|---------------|----------------------------|---|------|------------------|------|------------------|------------------|------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | 2.4 V ≤ EVDD = VDD ≤ 5.5 V | | fMCK/6 Note 4 | | fMCK/6 Note 4 | | fMCK/6 Note 4 | bps |
| | | Theoretical value of the maximum transfer rate fmck = fclk Note 5 | | 4.0 | | 1.3 | | 0.7 | Mbps |
| | 1 | $1.8 \text{ V} \le \text{EVDD} = \text{VDD} \le 5.5 \text{ V}$ | | | | fMCK/6 Note 4 | | fMCK/6 Note 4 | bps |
| | | Theoretical value of the maximum transfer rate fmck = fclk Note 5 | | | | 1.3 | | 0.7 | Mbps |
| | 1.6 V ≤ EVDD = VDD ≤ 5.5 V | | | | | | fMCK/6 Note 4 | bps | |
| | | Theoretical value of the maximum transfer rate fmck = fclk Note 5 | | | | | | 0.7 | Mbps |

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



- <R> Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode is max. 9600 bps, min. 4800 bps.
 - 5. fclk in each operating mode is as below.

HS (high-speed main) mode: $f_{CLK} = 24 \text{ MHz}$ LS (low-speed main) mode: $f_{CLK} = 8 \text{ MHz}$ LV (low-voltage main) mode: $f_{CLK} = 4 \text{ MHz}$

<R>

<R>

<R>

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** q: UART number (q = 0), g: PIM and POM number (g = 1)
 - 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00, 01))



(2) During communication at same potential (CSI mode) (master mode (fmck/2, fmck/4), SCKp... internal clock output)

40 to 1050C 4 6 V / EV-- - V-- / E 5 V Voc - EV-- - 0 V/

| < | R | > |
|---|---|---|
| | | |

| Parameter | Symbol | (| Conditions | HS | Note 1 | LS | Note 2 | LV | Note 3 | Unit |
|--|---------------|------------|--|----------------|--------|----------------|--------|-----------------|--------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy1 | 2.7 V ≤ E\ | / _{DD} ≤ 5.5 V | 167 Note 4 | | 500 Note 4 | | 1000 Note 4 | | ns |
| | | 2.4 V ≤ EV | / _{DD} ≤ 5.5 V | 250 Note 4 | | 500 Note 4 | | 1000 Note 4 | | ns |
| | | 1.8 V ≤ E\ | / _{DD} ≤ 5.5 V | | | 500 Note 4 | | 1000 Note 4 | | ns |
| | | 1.6 V ≤ EV | / _{DD} ≤ 5.5 V | | | | | 1000 Note 4 | | ns |
| SCKp high-/low-level width | tkH1, | 4.0 V ≤ E\ | /DD ≤ 5.5 V | tксү1/2 -12 | | tксү1/2 -50 | | tkcy1/2 -100 | | ns |
| | | 2.7 V ≤ E\ | /DD ≤ 5.5 V | tксү1/2 -18 | | tксү1/2 -50 | | tkcy1/2 -100 | | ns |
| | | 2.4 V ≤ EV | /DD ≤ 5.5 V | tксү1/2 -38 | | tксү1/2 -50 | | tkcy1/2 -100 | | ns |
| | | 1.8 V ≤ EV | / _{DD} ≤ 5.5 V | | | tксү1/2 -50 | | tkcy1/2 -100 | | ns |
| | | 1.6 V ≤ E\ | /DD ≤ 5.5 V | | | | | tkcy1/2 -100 | | ns |
| SIp setup time (to SCKp↑) | tsik1 | 4.0 V ≤ E\ | / _{DD} ≤ 5.5 V | 44 | | 110 | | 220 | | ns |
| Note 5 | | 2.7 V ≤ EV | / _{DD} ≤ 5.5 V | 44 | | 110 | | 220 | | ns |
| | | 2.4 V ≤ EV | $I_{DD} \leq 5.5 \text{ V}$ | 75 | | 110 | | 220 | | ns |
| | | 1.8 V ≤ E\ | $t_{DD} \le 5.5 \text{ V}$ | | | 110 | | 220 | | ns |
| | | 1.6 V ≤ E\ | $V_{DD} \le 5.5 \text{ V}$ | | | | | 220 | | ns |
| SIp hold time (from $\overline{\text{SCKp}}\uparrow$) | t KSI1 | 2.4 V ≤ E\ | $t_{DD} \le 5.5 \text{ V}$ | 19 | | 19 | | 19 | | ns |
| Note 6 | | 1.8 V ≤ E\ | / _{DD} ≤ 5.5 V | | | 19 | | 19 | | |
| | | 1.6 V ≤ E\ | $I_{DD} \leq 5.5 \text{ V}$ | | | | | 19 | | |
| Delay time from SCKp↓ to | tkso1 | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | | 25 | | 25 | | 25 | ns |
| SOp output Note 7 | | Note 8 | $1.8~V \le EV_{DD} \le 5.5~V$ | | | | 25 | | 25 | |
| | | | $1.6 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | | | | | | 25 | |

<R>

<R>

- Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. For CSI00, set a cycle of 2/fmcκ or longer. For CSI01, set a cycle of 4/fmcκ or longer.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 6. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 7. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 8. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (slave mode, \overline{SCKp} ... external clock input) (T_A = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)


HS Note 1 LS Note 2 LV Note 3 <R> Parameter Symbol Conditions Unit MIN. MAX. MIN. MAX. MIN. MAX. SCKp cycle time Note 4 4.0 V ≤ EVDD ≤ 5.5 V | 20 MHz < fMCK 8/fмск tkCY2 ns $f_{MCK} \le 20 \; MHz$ 6/fмск 6/fмск 6/fмск ns 2.7 V ≤ EVDD < 4.0 V | 16 MHz < fmck 8/fмск ns fмcк ≤ 16 MHz 6/fмск 6/fмск 6/fмск ns $2.4 \text{ V} \leq \text{EV}_{DD} < 2.7 \text{ V}$ 12 MHz < fмск 8/fмск 6/fмск $f_{MCK} \le 12 \; MHz$ 6/fмск 6/fмск ns $1.8~V \leq EV_{DD} < 2.4~V$ 6/fмск 6/fмск ns $1.6 \text{ V} \leq \text{EV}_{DD} < 1.8 \text{ V}$ 6/fмск ns SCKp high-/low-level **t**KH2, $4..0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ tkcy2/2 tkcy2/2 tkcy2/2 ns width **t**KL2 -7 -7 -7 $2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$ tkcy2/2 tkcy2/ tkcy2/2 ns -8 **--8** -8 $2.4 \text{ V} \leq \text{EV}_{\text{DD}} < 2.7 \text{ V}$ tkcy2/2 tkcy2/2 tkcy2/2 ns -18 -18 -18 $1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$ tkcy2/2 tkcy2/2 ns -18-18 $1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 1.8 \text{ V}$ tkcy2/2 ns -66 SIp setup time tsik2 $2.7~V \leq EV_{DD} \leq 5.5~V$ 1/fмcк 1/fмcк 1/fмcк ns (to SCKp↑) Note 5 +20 +30 +30 $2.4~V \leq EV_{DD} < 2.7~V$ 1/fмck 1/fmck 1/fmck +30 +30 +30 $1.8 \text{ V} \leq \text{EV}_{DD} < 2.4 \text{ V}$ 1/fмcк 1/fмcк ns +30 +30 $1.6 \text{ V} \leq \text{EV}_{DD} < 1.8 \text{ V}$ 1/fмcк ns +40 Slp hold time $2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ 1/fмcк 1/fмck **t**KSI2 1/fmck ns (from $\overline{\mathsf{SCKp}} \uparrow$) Note 6 +31 +31 +31 $1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 2.4 \text{ V}$ 1/fмcк 1/fmck +31 +31 $1.6 \text{ V} \leq \text{EV}_{\text{DD}} < 1.8 \text{ V}$ 1/fмск+ ns 250 Delay time from SCKp↓ C = 30 pF $4.0~V \leq EV_{DD} \leq 5.5~V$ **t**KSO2 2/fmck 2/fmck 2/fmck ns to SOp output Note 7 +44 +110 +110 $2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$ 2/fmck 2/fmck 2/fmck ns +44 +110 +110 $2.4~V \leq EV_{DD} < 2.7~V$ 2/fmck 2/fmck 2/fmck ns +75 +110 +110 $1.8~V \leq EV_{DD} < 2.4~V$ 2/fmck 2/fmck +110 +110 $1.6~V \leq EV_{DD} < 1.8~V$ 2/fмcк+ 220

(Note, Caution and Remark are listed on the next page.)


<R>

- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 6. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from $\overline{SCKp}\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 7. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from \overline{SCKp} \" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 8. C is the load capacitance of the SOp output lines.
- <R> Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
 - **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

<R>

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

| Parameter | Symbol | | Conditions | 3 | HS | Note 1 | LS Note 2 | | LV Note 3 | | Unit |
|---------------|--------|-----------|---|---|------|------------------|-----------|----------------------|-----------|----------------------|------|
| | | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | reception | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$ | | | fMCK/6 Note 4 | | fMCK/6 Notes 4, 5 | | fMCK/6 Notes 4, 5 | bps |
| | | | | Theoretical value of the maximum transfer rate fmck = fclk Note 6 | | 4.0 | | 1.3 | | 0.7 | Mbps |
| | | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ | | | fмск/6 | | fмск/6 | | fмск/6 | bps |
| | | | $2.3 \; V \leq V_b \leq 2.7 \; V$ | | | Note 4 | | Notes 4, 5 | | Notes 4, 5 | |
| | | | Theoretical value of the maximum transfer rate folk Note 6 | | 4.0 | | 1.3 | | 0.7 | Mbps | |
| | | | $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$ | | | fMCK/6 Note 4 | | fMCK/6 Notes 4, 5 | | fMCK/6 Notes 4, 5 | bps |
| | | | | Theoretical value of the maximum transfer rate fmck = fclk Note 6 | | 4.0 | | 1.3 | | 0.7 | Mbps |
| | | | 1.8 V \leq EV _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V | | | | | fMCK/6 Notes 4, 5 | | fMCK/6 Notes 4, 5 | bps |
| | | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 6 | | | | 1.3 | | 0.7 | Mbps |

- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
- <R> 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps
 - **5.** Use it with EV_{DD}≥V_b.
- <R> 6. fclk in each operating mode is as below.

HS (high-speed main) mode: fclk = 24 MHz LS (low-speed main) mode: fclk = 8 MHz LV (low-voltage main) mode: fclk = 4 MHz

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. V_b[V]: Communication line voltage
 - **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

<R>

<R>

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

| Parameter | Symbol | | Conditions | | HS | Note 1 | LS ¹ | | LV | Note 3 | Unit |
|---------------|--------|--------------|---|--|------|----------------------|-----------------|----------------------|------|----------------------|------|
| | | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Transfer rate | | transmission | $4.0 \ V \le EV_{DD} \le 5.5 \ V,$ $2.7 \ V \le V_b \le 4.0 \ V$ | | | Notes 4, 5 | | Notes 4, 5 | | Notes 4, 5 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega,$ $V_b = 2.7 \text{ V}$ | | 2.8 Note 6 | | 2.8 Note 6 | | 2.8 Note 6 | Mbps |
| | | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$ | | | Notes 5, 7 | | Notes 5, 7 | | Notes 5, 7 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ $V_b = 2.3 \text{ V}$ | | 1.2 Note 8 | | 1.2 Note 8 | | 1.2 Note 8 | Mbps |
| | | | $2.4 \ V \le EV_{DD} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V$ | | | Notes 5, 9, 10 | | Notes 5, 9, 10 | | Notes 5, 9, 10 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 5.5$ k Ω $V_b = 1.6$ V | | 0.43 Note 11 | | 0.43 Note 11 | | 0.43 Note 11 | Mbps |
| | | | $1.8 \ V \leq EV_{DD} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V$ | | | | | Notes 5, 9, 10 | | Notes 5, 9, 10 | bps |
| | | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, \\ V_b = 1.6 \text{ V}$ | | | | 0.43 Note 11 | | 0.43 Note 11 | Mbps |

- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - **4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 5. Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.



Notes 7. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \text{In} \}}{\frac{1}{(1 - \frac{2.0}{V_b})}} \times \text{Number of transferred bits}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 7 above to calculate the maximum transfer rate under conditions of the customer.
- **9.** Use it with $EV_{DD} \ge V_b$.
- **10.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **11.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 10 above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpd tolerance (32-pin to 52-pin products)/Epd tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance,

C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage

- 2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
- 3. fмcκ: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01))


UART mode connection diagram (during communication at different potential)







UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance, $V_b[V]$: Communication line voltage

2. q: UART number (q = 0), g: PIM and POM number (g = 1)

(5) Communication at different potential (2.5 V, 3 V) (fmck/2) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)


(TA = -40 to +85°C, 2.7 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

<R>

| Parameter | Symbol | Conditions | HS | Note 1 | LS | Note 2 | LV' | Note 3 | Uni |
|--------------------------------------|-------------------|---|---------|--------|---------|--------|---------|--------|-----|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy1 | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | 200 | | 1150 | | 1150 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | Note 4 | | Note 4 | | Note 4 | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | 300 | | 1150 | | 1150 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | Note 4 | | Note 4 | | Note 4 | | |
| SCKp high-level width | t _{KH1} | $4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V,$ | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | - 50 | | - 50 | | - 50 | | |
| | | $2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V}, 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V},$ | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | - 120 | | - 120 | | - 120 | | |
| SCKp low-level width | t KL1 | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | -7 | | - 50 | | - 50 | | |
| | | $2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$ | tkcy1/2 | | tkcy1/2 | | tkcy1/2 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | - 10 | | - 50 | | - 50 | | |
| SIp setup time | tsik1 | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | 58 | | 479 | | 479 | | ns |
| (to SCKp↑) Note 5 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | 121 | | 479 | | 479 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp hold time (from SCKp↑) Note 5 | tksi1 | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \ V \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V,$ | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| Delay time from SCKp↓ to | tkso1 | $4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V,$ | | 60 | | 60 | | 60 | ns |
| SOp output Note 5 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | | 130 | | 130 | | 130 | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp setup time | tsik1 | $4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$ | 23 | | 110 | | 110 | | ns |
| (to SCKp↓) Note 6 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \;$ | 33 | | 110 | | 110 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| SIp hold time | t _{KSI1} | $4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V,$ | 10 | | 10 | | 10 | | ns |
| (from SCKp↓) Note 6 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | 10 | | 10 | | 10 | | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |
| Delay time from SCKp↑ to | tkso1 | $4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V,$ | | 10 | | 10 | | 10 | ns |
| SOp output Note 6 | | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | | | | | | | |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ | | 10 | | 10 | | 10 | ns |
| | | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | | | | | | |

(Note, Caution and Remark are listed on the next page.)

CSI mode connection diagram (during communication at different potential)



- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
- <R> 3. LV is condition of LV (low-voltage main) mode.
 - 4. The value must also be 2/fмск or more.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 6. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** Rb[Ω]:Communication line (\overline{SCKp} , SOp) pull-up resistance, Cb[F]: Communication line (\overline{SCKp} , SOp) load capacitance, Vb[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

<R>

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (fmck/4) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

| < | R | > |
|---|---|---|

| Parameter | Symbol | Conditions | HS | Note 1 | LS | Note 2 | LV | Note 3 | Unit |
|-----------------------|------------------|--|------------------|--------|------------------|--------|------------------|--------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcY1 | $ 4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, $ $ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega $ | 300 Note 4 | | 1150 Note 4 | | 1150 Note 4 | | ns |
| | | | 500 Note 4 | | 1150 Note 4 | | 1150 Note 4 | | ns |
| | | $ 2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | 1150 Note 4 | | 1150 Note 4 | | 1150 Note 4 | | ns |
| | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $ | | | 1150 Note 4 | | 1150 Note 4 | | ns |
| SCKp high-level width | tкн1 | $ \begin{aligned} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | tксү1/2 - 75 | | tксү1/2 - 75 | | tkcy1/2 - 75 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ | tксү1/2 - 170 | | tксү1/2 - 170 | | tксү1/2 - 170 | | ns |
| | | $ 2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | tксү1/2 - 458 | | tксү1/2 - 458 | | tксү1/2 - 458 | | ns |
| | | | | | tксү1/2 - 458 | | tксү1/2 - 458 | | ns |
| SCKp low-level width | t _{KL1} | $ \begin{aligned} 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | tксү1/2 - 12 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |
| | | $ 2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $ | tксү1/2 - 18 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |
| | | $ 2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | tксү1/2 - 50 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |
| | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ &C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega \end{aligned} $ | | | tксү1/2 - 50 | | tkcy1/2 - 50 | | ns |

- <R> Notes 1. HS is condition of HS (high-speed main) mode.
 - 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. The value must also be 4/fмск or more.
 - Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
 - 2. Use it with $EV_{DD} \ge V_b$.
 - **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)



<R>

<R>

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (fmck/4) (CSI mode) (master mode, SCKp... internal clock output) (2/2)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

<R>

| Parameter | Symbol | Conditions | HS | Note 1 | LS | Note 2 | LV | Note 3 | Unit |
|---|-------------------|--|------|--------|------|--------|------|--------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to $\overline{SCKp}^{\uparrow}$) Note 4 | tsik1 | $ \begin{cases} 4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega \end{cases} $ | 81 | | 479 | | 479 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $ | 177 | | 479 | | 479 | | ns |
| | | $ 2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | 479 | | 479 | | 479 | | ns |
| | | $ \begin{array}{l} 1.8 \; V \leq E V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $ | | | 479 | | 479 | | ns |
| SIp hold time (from $\overline{SCKp}^{\uparrow}$) Note 4 | t _{KSI1} | $ \begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega \end{array} $ | 19 | | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ | 19 | | 19 | | 19 | | ns |
| | | $ \label{eq:continuous} $ | 19 | | 19 | | 19 | | ns |
| | | $ \begin{cases} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{cases} $ | | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output Note 4 | tkso1 | $ \begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega \end{array} $ | | 100 | | 100 | | 100 | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $ | | 195 | | 195 | | 195 | ns |
| | | $ \label{eq:continuous} $ | | 483 | | 483 | | 483 | ns |
| | | $ \begin{array}{ l c c c c } \hline 1.8 \ V \leq E \ V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array} $ | | | | 483 | | 483 | ns |
| SIp setup time (to $\overline{SCKp}\downarrow$) Note 5 | tsık1 | $ \left \begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} \right. $ | 44 | | 110 | | 110 | | ns |
| | | $ \label{eq:continuous_problem} $ | 44 | | 110 | | 110 | | ns |
| | | $ 2.4~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V, \\ C_b = 30~pF,~R_b = 2.7~k\Omega $ | 110 | | 110 | | 110 | | ns |
| | | $ \begin{array}{l} 1.8 \; V \leq E V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $ | | | 110 | | 110 | | ns |
| SIp hold time (from $\overline{SCKp} \downarrow$) Note 5 | t _{KSI1} | $ \left \begin{array}{l} 4.0 \; V \leq E V_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} \right. $ | 19 | | 19 | | 19 | | ns |
| | | $ \label{eq:continuous} $ | 19 | | 19 | | 19 | | ns |
| | | $ \label{eq:continuous} $ | 19 | | 19 | | 19 | | ns |
| | | $ \begin{array}{c} 1.8 \; V \leq E V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $ | | | 19 | | 19 | | ns |
| Delay time from SCKp↑ to SOp output Note 5 | tkso1 | $ \begin{cases} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{cases} $ | | 25 | | 25 | | 25 | ns |
| | | $ \begin{array}{ c c c c c c } \hline 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega \end{array} $ | | 25 | | 25 | | 25 | ns |
| | | $ \begin{array}{c} 2.4 \; V \leq E V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $ | | 25 | | 25 | | 25 | ns |
| | | $\begin{array}{c} 1.8 \; V \leq E V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$ | | | | 25 | | 25 | ns |


(Note, Caution and Remark are listed on the next page.)

CSI mode connection diagram (during communication at different potential)




- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
- <R> 3. LV is condition of LV (low-voltage main) mode.
 - 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 5. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - Cautions 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
 - 2. Use it with EVDD ≥ Vb.
 - **Remarks 1.** R_b[Ω]:Communication line (\overline{SCKp} , SOp) pull-up resistance, C_b[F]: Communication line (\overline{SCKp} , SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$


<R>

| Parameter | Symbol | Con | ditions | HS | Note 1 | LS | Note 2 | LV | Uni | |
|---|-------------------|---|--------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time Note 4 | tkcy2 | $4.0~V \le EV_{DD} \le 5.5~V,$ | 20 MHz < fмcк ≤ 24 MHz | 12/fмск | | | | | | ns |
| | | $2.7~V \leq V_b \leq 4.0~V$ | 8 MHz < fмcк ≤ 20 MHz | 10/fмск | | | | | | ns |
| | | | 4 MHz < fmck ≤ 8 MHz | 8/fмск | | 16/fмск | | | | ns |
| | | | fмcк≤4 MHz | 6/fмск | | 10/fмск | | 10/fмск | | ns |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ | 20 MHz < fмcк ≤ 24 MHz | 16/f мск | | | | | | ns |
| | | $2.3 \text{ V} \le V_b \le 2.7 \text{ V}$ | 16 MHz < fмcк ≤ 20 MHz | 14/f мск | | | | | | ns |
| | | | 8 MHz < fмcк ≤ 16 MHz | 12/f мск | | | | | | ns |
| | | | 4 MHz < fMCK ≤ 8 MHz | 8/fмск | | 16/fмск | | | | ns |
| | | | f _{MCK} ≤4 MHz | 6/fмск | | 10/fмск | | 10/fмск | | ns |
| | | $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$ | 20 MHz < fмcк ≤ 24 MHz | 36/fмск | | | | | | ns |
| | | $1.6~V \leq V_b \leq 2.0~V^{\text{Note 5}}$ | 16 MHz < fмcк ≤ 20 MHz | 32/fмск | | | | | | ns |
| | | | 8 MHz < fмcк ≤ 16 MHz | 26/fмск | | | | | | ns |
| | | | 4 MHz < fMCK ≤ 8 MHz | 16/fмск | | 16/f мск | | | | ns |
| | | | fmck ≤ 4 MHz | 10/fмск | | 10/fмск | | 10/fмск | | ns |
| | | 1.8 V ≤ EV _{DD} < 3.3 V, | 4 MHz < fMCK ≤ 8 MHz | | | 16/fмск | | | | ns |
| | | $1.6 \text{ V} \le V_b \le 2.0 \text{ V}^{\text{Note 5}}$ | fmck ≤ 4 MHz | | | 10/fмск | | 10/fмск | | ns |
| SCKp high-/low-level width ^{Note 5} | tкн2, tкL2 | $4.0~V \le EV_{DD} \le 5.5$ | $V, 2.7 V \le V_b \le 4.0 V$ | tkcy2/2 - 12 | | tkcy2/2 - 50 | | tkcy2/2 - 50 | | ns |
| | | 2.7 V ≤ EV _{DD} < 4.0 | $V, 2.3 \ V \le V_b \le 2.7 \ V$ | tkcy2/2 - 18 | | tkcy2/2 - 50 | | tkcy2/2 - 50 | | ns |
| | | $2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V}$ | | | | tkcy2/2 - 50 | | tkcy2/2 - 50 | | ns |
| | | 1.8 V ≤ EV _{DD} < 3.3 | | | tkcy2/2 | | tkcy2/2 - 50 | | ns | |
| SIp setup time (to SCKp↑) Note 6 | tsik2 | 2.7 V ≤ EV _{DD} < 5.5 | $V, 2.3 \ V \le V_b \le 4.0 \ V$ | 1/fмск + 20 | | 1/fмск+ | | 1/fмск + 30 | | ns |
| , , | | 2.4 V ≤ EV _{DD} < 3.3 | $V, 1.6 \ V \le V_b \le 2.0 \ V$ | 1/fмск + 30 | | 1/fмск+ | | 1/fмск + 30 | | ns |
| | | 1.8 V ≤ EV _{DD} < 3.3 | $V, 1.6 \ V \le V_b \le 2.0 \ V$ | | | 1/fмск + 30 | | 1/fмcк + 30 | | ns |
| SIp hold time (from SCKp↑) Note 7 | t _{KSI2} | 2.7 V ≤ EV _{DD} < 5.5 | $V, 2.3 \ V \le V_b \le 4.0 \ V$ | 1/fмск + | | 1/fмcк+ | | 1/fmck + | | ns |
| (| | 2.4 V ≤ EV _{DD} < 3.3 | $V, 1.6 \ V \le V_b \le 2.0 \ V$ | 1/fмск + | | 1/fмск+ | | 1/fмск + 31 | | ns |
| | | 1.8 V ≤ EV _{DD} < 3.3 | $V, 1.6 \ V \le V_b \le 2.0 \ V$ | | | 1/fмск+ | | 1/fмск + 31 | | ns |
| Delay time from SCKp↓ to SOp output Notes 5, 8 | tkso2 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5$ $C_b = 30 \text{ pF}, R_b = 1.4$ | $V, 2.7 V \le V_b \le 4.0 V,$ 4 kΩ | | 2/fмск + 120 | | 2/fмск + 573 | | 2/fмск + 573 | ns |
| | | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0$ C _b = 30 pF, R _b = 2. | $V, 2.3 V \le V_b \le 2.7 V,$ $7 kΩ$ | | 2/fмск + 214 | | 2/fмск + 573 | | 2/fмск + 573 | ns |
| | | $\begin{array}{c} C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ K}2 \\ \\ 2.4 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega \end{array}$ | | | 2/fмск + 573 | | 2/fмск + 573 | | 2/fмск + 573 | ns |
| | | - | $V, 1.6 V \le V_b \le 2.0 V,$ | | | | 2/fмск + 573 | | 2/fмск + 573 | ns |

(Note, Caution and Remark are listed on the next page.)

<R>

CSI mode connection diagram (during communication at different potential)




- <R> Notes 1. HS is condition of HS (high-speed main) mode.
- <R> 2. LS is condition of LS (low-speed main) mode.
 - 3. LV is condition of LV (low-voltage main) mode.
 - 4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - **5.** Use it with $EV_{DD} \ge V_b$.
 - 6. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 7. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **8.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{SCKp}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (32-pin to 52-pin products)/E_{DD} tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- **Remarks 1.** R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 01))



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

2.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/2)

| $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_C$ | | | | Standard Mode Note 1 | | | | | | | |
|---|--------------|---|------|----------------------|------|--------|------|--------|------|--|--|
| Parameter | Symbol | Conditions | | | | | | | Unit | | |
| | | | HS | Note 2 | LS | Note 3 | LV | Note 4 | | | |
| | | | MIN. | MAX. | MIN. | MIN. | MAX. | MIN. | | | |
| SCLA0 clock frequency | fscL | $2.7~V \leq EV_{DD} \leq 5.5~V$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz | | |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0 | 100 | 0 | 100 | 0 | 100 | | | |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | | | 0 | 100 | 0 | 100 | | | |
| | | $1.6~V \leq EV_{DD} \leq 5.5~V$ | | | | | 0 | 100 | | | |
| Setup time of restart conditionNote 5 | tsu:sta | $2.7~V \leq EV_{DD} \leq 5.5~V$ | 4.7 | | 4.7 | | 4.7 | | μS | | |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 4.7 | | 4.7 | | 4.7 | | | | |
| | | $1.8~V \leq EV_{DD} \leq 5.5~V$ | | | 4.7 | | 4.7 | | | | |
| | | $1.6~V \leq EV_{DD} \leq 5.5~V$ | | | | | 4.7 | | | | |
| Hold time | thd:STA | $2.7~V \leq EV_{DD} \leq 5.5~V$ | 4.0 | | 4.0 | | 4.0 | | μS | | |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 4.0 | | 4.0 | | 4.0 | | | | |
| | | $1.8~V \le EV_{DD} \le 5.5~V$ | | | 4.0 | | 4.0 | | | | |
| | | $1.6~V \le EV_{DD} \le 5.5~V$ | | | | | 4.0 | | | | |
| Hold time when SCLA0 = "L" | tLOW | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 4.7 | | 4.7 | | 4.7 | | μS | | |
| | | $2.4~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 4.7 | | 4.7 | | 4.7 | | | | |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | | | 4.7 | | 4.7 | | | | |
| | | 1.6 V ≤ EV _{DD} ≤ 5.5 V | | | | | 4.7 | | | | |
| Hold time when SCLA0 = "H" | thigh | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 4.0 | | 4.0 | | 4.0 | | μS | | |
| | | $2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | 4.0 | | 4.0 | | 4.0 | | | | |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | | | 4.0 | | 4.0 | | | | |
| | | $1.6~V \leq EV_{DD} \leq 5.5~V$ | | | | | 4.0 | | | | |
| Data setup time (reception) | tsu:dat | $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | 250 | | 250 | | 250 | | ns | | |
| | | $2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 250 | | 250 | | 250 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 250 | | 250 | | | | |
| | | 1.6 V ≤ EV _{DD} ≤ 5.5 V | | | | | 250 | | | | |
| Data hold time (transmission) ^{Note 6} | thd:dat | $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μS | | |
| | | $2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 0 | 3.45 | 0 | 3.45 | | | |
| | | 1.6 V ≤ EV _{DD} ≤ 5.5 V | | | | | 0 | 3.45 | | | |
| Setup time of stop condition | tsu:sto | $2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$ | 4.0 | | 4.0 | | 4.0 | | μS | | |
| | | $2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 4.0 | | 4.0 | | 4.0 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 4.0 | | 4.0 | | | | |
| | | 1.6 V ≤ EV _{DD} ≤ 5.5 V | | | | | 4.0 | | | | |
| Bus-free time | t BUF | 2.7 V ≤ EV _{DD} ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | μS | | |
| | | 2.4 V ≤ EV _{DD} ≤ 5.5 V | 4.7 | | 4.7 | | 4.7 | | 1 | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 4.7 | | 4.7 | | 1 | | |
| | | 1.6 V ≤ EV _{DD} ≤ 5.5 V | | | | | 4.7 | | 1 | | |

(Note and Remark are listed on the next page.)

| Parameter | Symbol | Conditions | | | Fast M | ode Note 7 | | | | ode Plus | Unit |
|-----------------------|---------------------------------|---|------|--------|--------|------------|------|--------|------|----------|------|
| | | | HS | Note 2 | LS | Note 3 | LV | Note 4 | HS | Note 2 | |
| | | | MIN. | MAX. | MIN. | MIN. | MAX. | MIN. | MAX. | MIN. | |
| SCLA0 clock frequency | fscL | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0 | 400 | 0 | 400 | 0 | 400 | 0 | 1000 | kHz |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0 | 400 | 0 | 400 | 0 | 400 | | | |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ | | | 0 | 400 | 0 | 400 | | | |
| Setup time of restart | tsu:sta | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0.6 | | 0.6 | | 0.6 | | 0.26 | | μS |
| condition Note 5 | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0.6 | | 0.6 | | 0.6 | | | | |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$ | | | 0.6 | | 0.6 | | | | |
| Hold time | thd:STA | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0.6 | | 0.6 | | 0.6 | | 0.26 | | μS |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0.6 | | 0.6 | | 0.6 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 0.6 | | 0.6 | | | | |
| Hold time when SCLA0 | tLOW | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 1.3 | | 1.3 | | 1.3 | | 0.5 | | μS |
| = "L" | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 1.3 | | 1.3 | | 1.3 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 1.3 | | 1.3 | | | | |
| Hold time when SCLA0 | tніgн | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0.6 | | 0.6 | | 0.6 | | 0.26 | | μS |
| = "H" | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0.6 | | 0.6 | | 0.6 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 0.6 | | 0.6 | | | | |
| Data setup time | tsu:dat | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 100 | | 100 | | 100 | | 50 | | ns |
| (reception) | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 100 | | 100 | | 100 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 100 | | 100 | | | | |
| Data hold time | thd:dat | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | 0 | 450 | μS |
| (transmission)Note 6 | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 0 | 0.9 | 0 | 0.9 | | | |
| Setup time of stop | tsu:sto | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0.6 | | 0.6 | | 0.6 | | 0.26 | | μS |
| ondition | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 0.6 | | 0.6 | | 0.6 | | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 0.6 | | 0.6 | | | | |
| Bus-free time | t BUF | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 1.3 | | 1.3 | | 1.3 | | 0.5 | | μS |
| | | $2.4~V \leq EV_{DD} \leq 5.5~V$ | 1.3 | | 1.3 | | 1.3 | | | | |
| | | 1.8 V ≤ EV _{DD} ≤ 5.5 V | | | 1.3 | | 1.3 | | | | |

- In normal mode, use it with fcLK \geq 1 MHz, 1.6 V \leq EVDD \leq 5.5 V. <R>
- <R> 2. HS is condition of HS (high-speed main) mode.
- 3. LS is condition of LS (low-speed main) mode. <R>
 - 4. LV is condition of LV (low-voltage main) mode.
 - The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
 - 7. In fast mode, use it with fcLK \geq 3.5 MHz, 1.8 V \leq EVDD \leq 5.5 V.
- <R> In fast mode plus, use it with fcLk \geq 10 MHz, 2.7 V \leq EVDD \leq 5.5 V.


Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

> Standard mode: $C_b = 400 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$ $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ Fast mode: Fast mode plus: $C_b = 120 \text{ pF}$, $R_b = 1.1 \text{ k}\Omega$

<R>

<R>

IICA serial transfer timing



2.5.3 On-chip debug (UART)

(Ta = -40 to +85°C, 1.8 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|------------|---------|------|------|------|
| Transfer rate | | | 115.2 k | | 1 M | bps |

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

(1) When AVREF (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin : ANI16 to ANI23 (supply ANI pin to EVDD)

(TA = -40 to +85°C, 1.6 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM)

| Parameter | Symbol | Cond | ditions | MIN. | TYP. | MAX. | Unit |
|--|---------------------------------------|---|--|--------|------|--------------------|------|
| Resolution | Res | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | 1.2 | ±5.0 | LSB |
| | | AVREFP = VDD | $1.6~V \leq V_{DD} \leq 5.5~V$ | | 1.2 | ±8.5 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.125 | | 39 | μs |
| | | AVREFP = VDD | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 3.1875 | | 39 | μS |
| | | | $1.8~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| | | | $1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 57 | | 95 | μS |
| Zero-scale error ^{Notes 1, 2} | EZS | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±0.35 | %FSR |
| | | AVREFP = VDD | $1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | | | ±0.60 | %FSR |
| Full-scale error ^{Notes 1, 2} | scale error ^{Notes 1, 2} EFS | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±0.35 | %FSR |
| | | AVREFP = VDD | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | ±0.60 | %FSR |
| Integral linearity errorNote 1 | ILE | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±3.5 | LSB |
| | | AVREFP = VDD | 1.6 V ≤ VDD ≤ 5.5 V | | | ±6.0 | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±2.0 | LSB |
| | | AVREFP = VDD | 1.6 V ≤ VDD ≤ 5.5 V | | | ±2.5 | LSB |
| Reference voltage (+) | AVREFP | | | 1.6 | | V _{DD} | V |
| Analog input voltage | Vain | | | 0 | | AVREFP and EVDD | V |
| | V _B GR | Select internal reference 2.4 V \leq VDD \leq 5.5 V, HS mode only | • • • | 1.38 | 1.45 | 1.5 | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(2) When AVREF (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), AVREF (-) = Vss (ADREFM = 0), target ANI pin : ANIO, ANI1, ANI16 to ANI23

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

| Parameter | Symbol | Сог | nditions | MIN. | TYP. | MAX. | Unit |
|--|--------|---|--------------------------------|--------|------|------------------|------|
| Resolution | Res | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | 1.2 | ±7.0 | LSB |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | | 1.2 | ±10.5 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.125 | | 39 | μS |
| | | | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.1875 | | 39 | μS |
| | | | $1.8~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | 57 | | 95 | μS |
| Zero-scale error ^{Notes 1, 2} | EZS | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±0.60 | %FSR |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | ±0.85 | %FSR |
| Full-scale error ^{Notes 1, 2} | EFS | 10-bit resolution | 1.8 V ≤ VDD ≤ 5.5 V | | | ±0.60 | %FSR |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | ±0.85 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±4.0 | LSB |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | ±6.5 | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±2.0 | LSB |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | | | ±2.5 | LSB |
| Analog input voltage | Vain | ANI0, ANI1 | | 0 | | V _{DD} | V |
| | | ANI16 to ANI23 | | 0 | | EV _{DD} | V |
| | VBGR | Select internal reference voltage output, 2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode only | | 1.38 | 1.45 | 1.5 | V |

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(3) When AVREF (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin : ANI0, ANI16 to ANI23

(TA = -40 to +85°C, 2.4 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V, Reference voltage (+) = VBGR, Reference voltage (-) = AVREFM = 0 V) (HS (high-speed main) mode only)

| Parameter | Symbol | Con | Conditions | | TYP. | MAX. | Unit |
|--|------------------|------------------|--|------|------|------------------|------|
| Resolution | Res | | | | 8 | | bit |
| Conversion time | tconv | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | EZS | 8-bit resolution | $2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | | | ±0.60 | %FSR |
| Integral linearity errorNote 1 | ILE | 8-bit resolution | $2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | | | ±2.0 | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | | | ±1.0 | LSB |
| Reference voltage (+) | V _{BGR} | | | 1.38 | 1.45 | 1.5 | V |
| Analog input voltage | Vain | | | 0 | | V _{BGR} | V |

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

2.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD = EVDD \leq 5.5 V, Vss = EVss = 0 V) (HS (high-speed main) mode only)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------------------|--|------|------|------|-------|
| Temperature sensor output voltage | V _{TMPS25} | Setting ADS register = 80H, Ta = +25°C | | 1.05 | | V |
| Internal reference voltage | Vconst | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVTMPS | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | t AMP | | 5 | | | μS |

2.6.3 POR circuit characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|------------------|------------------------|------|------|------|------|
| Detection voltage | V _{POR} | Power supply rise time | 1.47 | 1.51 | 1.55 | ٧ |
| | V _{PDR} | Power supply fall time | 1.46 | 1.50 | 1.54 | ٧ |
| Minimum pulse width | T _{PW} | | 300 | | | μS |
| Detection delay time | | | | | 350 | μS |

<R>

2.6.4 LVD circuit characteristics

(Ta = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

| | Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------|------------------------|------------------------|------------------------|------|------|------|------|
| Detection | Supply voltage level | V _{LVD0} | Power supply rise time | 3.98 | 4.06 | 4.14 | > |
| voltage | | | Power supply fall time | 3.90 | 3.98 | 4.06 | V |
| | | V _{LVD1} | Power supply rise time | 3.68 | 3.75 | 3.82 | V |
| | | | Power supply fall time | 3.60 | 3.67 | 3.74 | V |
| | | V _{LVD2} | Power supply rise time | 3.07 | 3.13 | 3.19 | ٧ |
| | | | Power supply fall time | 3.00 | 3.06 | 3.12 | ٧ |
| | | V _{LVD3} | Power supply rise time | 2.96 | 3.02 | 3.08 | ٧ |
| | | | Power supply fall time | 2.90 | 2.96 | 3.02 | ٧ |
| | | V _{LVD4} | Power supply rise time | 2.86 | 2.92 | 2.97 | V |
| | | | Power supply fall time | 2.80 | 2.86 | 2.91 | ٧ |
| | | V _{LVD5} | Power supply rise time | 2.76 | 2.81 | 2.87 | ٧ |
| | | Power supply fall time | 2.70 | 2.75 | 2.81 | ٧ | |
| | VLVD | V _L VD6 | Power supply rise time | 2.66 | 2.71 | 2.76 | ٧ |
| | | | Power supply fall time | 2.60 | 2.65 | 2.70 | V |
| | | V _L VD7 | Power supply rise time | 2.56 | 2.61 | 2.66 | ٧ |
| | | | Power supply fall time | 2.50 | 2.55 | 2.60 | ٧ |
| | | V _{LVD8} | Power supply rise time | 2.45 | 2.50 | 2.55 | ٧ |
| | | | Power supply fall time | 2.40 | 2.45 | 2.50 | ٧ |
| | | V _L VD9 | Power supply rise time | 2.05 | 2.09 | 2.13 | ٧ |
| | | | Power supply fall time | 2.00 | 2.04 | 2.08 | V |
| | | V _L VD10 | Power supply rise time | 1.94 | 1.98 | 2.02 | ٧ |
| | | | Power supply fall time | 1.90 | 1.94 | 1.98 | ٧ |
| | | V _{LVD11} | Power supply rise time | 1.84 | 1.88 | 1.91 | V |
| | | | Power supply fall time | 1.80 | 1.84 | 1.87 | V |
| | | V _{LVD12} | Power supply rise time | 1.74 | 1.77 | 1.81 | V |
| | | | Power supply fall time | 1.70 | 1.73 | 1.77 | V |
| | | V _L VD13 | Power supply rise time | 1.64 | 1.67 | 1.70 | V |
| | | | Power supply fall time | 1.60 | 1.63 | 1.66 | V |
| Minimum pu | inimum pulse width tLw | | | 300 | | | μS |
| Detection d | elay time | t LD | | | | 300 | μS |

LVD Detection Voltage of Interrupt & Reset Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = 0 \text{ V})$

| Parameter | Symbol | Cor | ditions | MIN. | TYP. | MAX. | Unit |
|---------------------|--------------------|-----------------------------|------------------------------|------|------|------|------|
| Interrupt and reset | V _{LVD13} | VPOC2, VPOC1, VPOC0 = 0, 0, | O, falling reset voltage | 1.60 | 1.63 | 1.66 | > |
| mode | V _{LVD12} | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.74 | 1.77 | 1.81 | > |
| | | (+0.1 V) | Falling interrupt voltage | 1.70 | 1.73 | 1.77 | V |
| | V _{LVD11} | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 1.84 | 1.88 | 1.91 | ٧ |
| | | (+0.2 V) | Falling interrupt voltage | 1.80 | 1.84 | 1.87 | > |
| | V _{LVD4} | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | ٧ |
| | | (+1.2 V) | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | > |
| | V _{LVD11} | VPOC2, VPOC1, VPOC0 = 0, 0, | 1, falling reset voltage | 1.80 | 1.84 | 1.87 | ٧ |
| | V _{LVD10} | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.94 | 1.98 | 2.02 | ٧ |
| | | (+0.1 V) | Falling interrupt voltage | 1.90 | 1.94 | 1.98 | ٧ |
| | V _{LVD9} | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.05 | 2.09 | 2.13 | ٧ |
| | | (+0.2 V) | Falling interrupt voltage | 2.00 | 2.04 | 2.08 | V |
| | V _{LVD2} | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.07 | 3.13 | 3.19 | ٧ |
| | | (+1.2 V) | Falling interrupt voltage | 3.00 | 3.06 | 3.12 | > |
| | V _{LVD8} | VPOC2, VPOC1, VPOC0 = 0, 1, | O, falling reset voltage | 2.40 | 2.45 | 2.50 | > |
| | V _{LVD7} | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.56 | 2.61 | 2.66 | ٧ |
| | | (+0.1 V) | Falling interrupt voltage | 2.50 | 2.55 | 2.60 | ٧ |
| | V _{LVD6} | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.66 | 2.71 | 2.76 | ٧ |
| | | (+0.2 V) | Falling interrupt voltage | 2.60 | 2.65 | 2.70 | ٧ |
| | V _{LVD1} | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.68 | 3.75 | 3.82 | ٧ |
| | | (+1.2 V) | Falling interrupt voltage | 3.60 | 3.67 | 3.74 | ٧ |
| | V _{LVD5} | VPOC2, VPOC1, VPOC0 = 0, 1, | 1, falling reset voltage | 2.70 | 2.75 | 2.81 | ٧ |
| | V _{LVD4} | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | ٧ |
| | | (+0.1 V) | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
| | V _{LVD3} | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.96 | 3.02 | 3.08 | ٧ |
| | | (+0.2 V) | Falling interrupt voltage | 2.90 | 2.96 | 3.02 | V |
| | | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V |
| | | (+1.2 V) | Falling interrupt voltage | 3.90 | 3.98 | 4.06 | > |

2.6.5 Supply voltage rise time

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------------|------------|------|------|------|------|
| V _{DD} rise slope (V _{DD} : 0 V to V _{DD} (MIN.) ^{Note}) | SV _{DD} | | | | 54 | V/ms |

<R>> Note VDD (MIN.) in each operating mode is as below.

HS (high-speed main) mode: 2.7 V@1 MHz to 24 MHz

2.4 V@1 MHz to 16 MHz

LS (low-speed main) mode: 1.8 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V@1 MHz to 4 MHz

<R> Caution When LVD off, be sure to use external RESET pin.



2.7 LCD Characteristics

2.7.1 Resistance division method

(1) Static display mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ \underline{V}_{L4} \ (MIN.) \leq \underline{V}_{DD} \leq 5.5 \ V, \ Vss = 0 \ V)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|-----------------|------------|------|------|----------|------|
| LCD drive voltage | V _{L4} | | 2.0 | | V_{DD} | V |

(2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

| | Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----|---------------|-----------------|------------|------|------|-----------------|------|
| LCD | drive voltage | V _{L4} | | 2.7 | | V _{DD} | V |

(3) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

| Param | eter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|------|-----------------|------------|------|------|---------------------------------|------|
| LCD drive voltage | | V _{L4} | | 2.5 | | V _{DD} ^{Note} | V |

Note 5.5 V (MAX) when driving a memory-type liquid crystal (the MLCDEN bit of the MLCD register = 1).

2.7.2 Internal voltage boosting method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Cond | itions | MIN. | TYP. | MAX. | Unit |
|---|-----------------|---------------------------------|-----------------|----------------------------|-------|-------------------|------|
| LCD output voltage variation range | V _{L1} | C1 to C4 ^{Note 1} | VLCD = 04H | 0.90 | 1.00 | 1.08 | V |
| | | $=0.47 \ \mu F^{\text{Note 2}}$ | VLCD = 05H | 0.95 | 1.05 | 1.13 | V |
| | | | VLCD = 06H | 1.00 | 1.10 | 1.18 | V |
| | | | VLCD = 07H | 1.05 | 1.15 | 1.23 | V |
| | | | VLCD = 08H | 1.10 | 1.20 | 1.28 | V |
| | | | VLCD = 09H | 1.15 | 1.25 | 1.33 | V |
| | | | VLCD = 0AH | 1.20 | 1.30 | 1.38 | V |
| | | | VLCD = 0BH | 1.25 | 1.35 | 1.43 | V |
| | | | VLCD = 0CH | 1.30 | 1.40 | 1.48 | V |
| | | | VLCD = 0DH | 1.35 | 1.45 | 1.53 | V |
| | | | VLCD = 0EH | 1.40 | 1.50 | 1.58 | V |
| | | | VLCD = 0FH | 1.45 | 1.55 | 1.63 | V |
| | | | VLCD = 10H | 1.50 | 1.60 | 1.68 | V |
| | | | VLCD = 11H | 1.55 | 1.65 | 1.73 | V |
| | | | VLCD = 12H | 1.60 | 1.70 | 1.78 | V |
| | | | VLCD = 13H | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C1 to C4 ^{Note 1} = | 0.47 <i>μ</i> F | 2 V _{L1} -0.1 | 2 VL1 | 2 VL1 | V |
| Tripler output voltage | V _{L4} | C1 to C4 ^{Note 1} = | 0.47 <i>μ</i> F | 3 V _{L1} −0.15 | 3 VL1 | 3 V _{L1} | V |
| Reference voltage setup time Note 2 | tvwait1 | | | 5 | | | ms |
| Voltage boost wait time ^{Note 3} | tvwait2 | C1 to C4 ^{Note 1} = | 0.47 <i>μ</i> F | 500 | | | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between V_{L4} and GND
- $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Cor | nditions | MIN. | TYP. | MAX. | Unit |
|---|-----------------|----------------------------------|-----------------|-------------------------|-------------------|-------------------|------|
| LCD output voltage variation range | V _{L1} | C1 to C5 ^{Note 1} | VLCD = 04H | 0.90 | 1.00 | 1.08 | V |
| | | $= 0.47 \ \mu F^{\text{Note 2}}$ | VLCD = 05H | 0.95 | 1.05 | 1.13 | V |
| | | | VLCD = 06H | 1.00 | 1.10 | 1.18 | V |
| | | | VLCD = 07H | 1.05 | 1.15 | 1.23 | V |
| | | | VLCD = 08H | 1.10 | 1.20 | 1.28 | V |
| | | | VLCD = 09H | 1.15 | 1.25 | 1.33 | V |
| | | | VLCD = 0AH | 1.20 | 1.30 | 1.38 | V |
| | | | VLCD = 0BH | 1.25 | 1.35 | 1.43 | V |
| | | | VLCD = 0CH | 1.30 | 1.40 | 1.48 | V |
| | | | VLCD = 0DH | 1.35 | 1.45 | 1.53 | V |
| | | | VLCD = 0EH | 1.40 | 1.50 | 1.58 | V |
| | | | VLCD = 0FH | 1.45 | 1.55 | 1.63 | V |
| | | | VLCD = 10H | 1.50 | 1.60 | 1.68 | V |
| | | | VLCD = 11H | 1.55 | 1.65 | 1.73 | V |
| | | | VLCD = 12H | 1.60 | 1.70 | 1.78 | V |
| | | | VLCD = 13H | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C1 to C5 ^{Note 1} = | 0.47 <i>μ</i> F | 2 VL1-0.08 | 2 V _{L1} | 2 VL1 | V |
| Tripler output voltage | VL3 | C1 to C5 ^{Note 1} = | 0.47 <i>μ</i> F | 3 V _{L1} -0.12 | 3 V _{L1} | 3 VL1 | V |
| Quadruply output voltage | VL4 | C1 to C5 ^{Note 1} = | 0.47 <i>μ</i> F | 4 V _{L1} –0.16 | 4 V _{L1} | 4 V _{L1} | V |
| Reference voltage setup time Note 2 | tvwait1 | | | 5 | | | ms |
| Voltage boost wait time ^{Note 3} | tvwait2 | C1 to C5 ^{Note 1} = | 0.47 <i>μ</i> F | 500 | | | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between V_{L2} and GND
- C4: A capacitor connected between V_{L3} and GND
- C5: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \text{ pF} \pm 30 \%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

2.7.3 Capacitor split method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.2 \text{ V} \le V_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|-----------------|---|-----------------------------|---------------------|-----------------------------|------|
| V _{L4} voltage | V _{L4} | C1 to C4 = 0.47 μ F ^{Note 2} | | V _{DD} | | V |
| V _{L2} voltage | V _{L2} | C1 to C4 = 0.47 μ F ^{Note 2} | 2/3 V _{L4} -0.1 | 2/3 V _{L4} | 2/3 V _{L4} +0.1 | V |
| V _{L1} voltage | V _{L1} | C1 to C4 = 0.47 μ F ^{Note 2} | 1/3 V _{L4} -0.1 | 1/3 V _{L4} | 1/3 V _{L4} +0.1 | V |
| Capacitor split wait time ^{Note 1} | tvwait | | 100 | | | ms |

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between VL1 and GND
 - C3: A capacitor connected between V_{L2} and GND
 - C4: A capacitor connected between VL4 and GND
 - $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$

<R>


<R>

2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C})$

ParameterSymbolConditionsMIN.TYP.MAX.UnitData retention supply voltageVDDDR1.46Note5.5V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



2.9 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

| (1X = 40 to 100 0; 110 t = 2 t bb = 0.0 t; t bb = 0.0 t) | | | | | | | |
|--|--------|--|-------------------------------------|---------|-----------|------|-------|
| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
| System clock frequency | fclk | $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | | 1 | | 24 | MHz |
| Number of code flash rewrites | Cerwr | Retained for 20 years | $T_A = 85^{\circ}C^{\text{Note 3}}$ | 1,000 | | | Times |
| Number of data flash rewrites | | Retained for 1 year | $T_A = 25^{\circ}C^{\text{Note 3}}$ | | 1,000,000 | | |
| | | Retained for 5 years | T _A = 85°C Note 3 | 100,000 | | | |
| | | Retained for 20 years | T _A = 85°C Note 3 | 10,000 | | | |

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.


Remark When updating data multiple times, use the flash memory as one for updating data.



2.10 Timing Specifications for Switching Flash Memory Programming Modes

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|---|------|------|------|------|
| How long from when a pin reset ends until the initial communication settings are specified | tsuinit | POR and LVD reset must end before the pin reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until a pin reset ends | tsu | POR and LVD reset must end before the pin reset ends. | 10 | | | μS |
| How long the TOOL0 pin must be kept at the low level after a reset ends (except soft processing time) | tно | POR and LVD reset must end before the pin reset ends. | 1 | | | ms |





- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends. (POR and LVD reset must end before the pin reset ends.)
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and completion of the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the reset ends.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends (MIN. 10 μ s)


thd: How long to keep the TOOL0 pin at the low level from when the external or internal resets ends (except software processing time)

3. PACKAGE DRAWINGS


3.1 32-pin products

R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LQFP32-7x7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |



detail of lead end



(UNIT:mm)

| | (UNIT:mm) |
|------|-------------|
| ITEM | DIMENSIONS |
| D | 7.00±0.10 |
| Е | 7.00±0.10 |
| HD | 9.00±0.20 |
| HE | 9.00±0.20 |
| Α | 1.70 MAX. |
| A1 | 0.10±0.10 |
| A2 | 1.40 |
| b | 0.37±0.05 |
| С | 0.145±0.055 |
| L | 0.50±0.20 |
| θ | 0° to 8° |
| е | 0.80 |
| х | 0.20 |
| У | 0.10 |


NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.


3.2 44-pin products

R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP44-10x10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |



detail of lead end



(UNIT:mm)

| | (01411.111111) |
|------|---------------------------|
| ITEM | DIMENSIONS |
| D | 10.00±0.20 |
| Е | 10.00±0.20 |
| HD | 12.00±0.20 |
| HE | 12.00±0.20 |
| Α | 1.60 MAX. |
| A1 | 0.10±0.05 |
| A2 | 1.40±0.05 |
| A3 | 0.25 |
| b | $0.37^{+0.08}_{-0.07}$ |
| С | $0.145^{+0.055}_{-0.045}$ |
| L | 0.50 |
| Lp | 0.60±0.15 |
| L1 | 1.00±0.20 |
| | 3°+5° |
| е | 0.80 |
| Х | 0.20 |
| у | 0.10 |
| ZD | 1.00 |

1.00

NOTEEach lead centerline is located within 0.20 mm of its true position at maximum material condition.

S

©2012 Renesas Electronics Corporation. All rights reserved.


ZE

S

3.3 48-pin products

R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16 |





©2012 Renesas Electronics Corporation. All rights reserved.

3.4 52-pin products

R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA









NOTE


- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

| | (UNIT:mm) |
|------|-------------|
| ITEM | DIMENSIONS |
| D | 10.00±0.10 |
| Е | 10.00±0.10 |
| HD | 12.00±0.20 |
| HE | 12.00±0.20 |
| Α | 1.70 MAX. |
| A1 | 0.10±0.05 |
| A2 | 1.40 |
| b | 0.32±0.05 |
| С | 0.145±0.055 |
| L | 0.50±0.15 |
| | 0° to 8° |
| е | 0.65 |
| х | 0.13 |
| У | 0.10 |
| | |

3.5 64-pin products

R5F10RLAAFA, R5F10RLCAFA


| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP64-12x12-0.65 | PLQP0064JA-A | P64GK-65-UET-2 | 0.51 |



 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

R5F10RLAAFB, R5F10RLCAFB


| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35 |





©2012 Renesas Electronics Corporation. All rights reserved.


R5F10RLAANB, R5F10RLCANB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN64-8x8-0.40 | PWQN0064LA-A | P64K8-40-9B5-1 | 0.16 |









| | (UNIT:mm) |
|------|---------------|
| ITEM | DIMENSIONS |
| D | 8.00 ± 0.05 |
| Е | 8.00 ± 0.05 |
| Α | 0.75±0.05 |
| b | 0.20±0.05 |
| е | 0.40 |
| Lp | 0.40 ± 0.10 |
| х | 0.05 |
| У | 0.05 |

| | ITEM | | D2 | | E2 | | | |
|--|----------------------------------|---|------|------|------|------|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX |
| | EXPOSED DIE PAD VARIATIONS | Α | 6.45 | 6.50 | 6.55 | 6.45 | 6.50 | 6.55 |

 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

| Revision | History |
|----------|---------|
|----------|---------|

RL78/L12 Data Sheet

| | | | Description |
|------|--|------------------|--|
| Rev. | Date | Page | Summary |
| 0.01 | Feb 20, 2012 | - | First Edition issued |
| 0.02 | Sep 26, 2012 | 7, 8 | Modification of caution 2 in 1.3.5 64-pin products |
| | | 15 | Modification of I/O port in 1.6 Outline of Functions |
| | | - | Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET) |
| | | - | Update of package drawings in 3. PACKAGE DRAWINGS |
| 1.00 | Jan 31, 2013 | 11 to 15 | Modification of 1.5 Block Diagram |
| | | 16 | Modification of Note 2 in 1.6 Outline of Functions |
| | | 17 | Modification of 1.6 Outline of Functions |
| | | - | Deletion of target in 2. ELECTRICAL SPECIFICATIONS |
| | | 18 | Addition of caution 2 to 2. ELECTRICAL SPECIFICATIONS |
| | | 19 | Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings |
| | | 20 | Modification of description and addition of note to 2.1 Absolute Maximum Ratings |
| | 22, 23 Modification of 2.2 Oscillator 30 Modification of notes 1 to 4 in | | Modification of 2.2 Oscillator Characteristics |
| | | | Modification of notes 1 to 4 in 2.3.2 Supply current characteristics |
| | | | Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics |
| | | 34 | Modification of notes 7, 9, 11, and addition of notes 8, 12 to 2.3.2 Supply |
| | | | current characteristics |
| | | 36 | Addition of description to 2.4 AC Characteristics |
| | | 38, 40 | Modification of 2.5.1 Serial array unit |
| | | to 42, | |
| | | 44 to | |
| | 46, 48 | | |
| | | to 52, 54, 55 | |
| | | 57, 58 | Modification of 2.5.2 Serial interface IICA |
| | | 62 | Modification of 2.6.2 Temperature sensor/internal reference voltage |
| | | 02 | characteristics |
| | 64 | | Addition of note and caution in 2.6.5 Supply voltage rise time |
| | | | Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data |
| | | | Retention Characteristics |
| | | | Modification of conditions in 2.9 Timing Specs for Switching Flash Memory |
| | | | Programming Modes |
| | | 70 | Modification of 2.10 Timing Specifications for Switching Flash Memory |
| | | | Programming Modes |

The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 nunLu Haidian District. Beijing 100083. P.R.China

Renesas Electronics (Shanghal) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: 486-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2868-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2013 Renesas Electronics Corporation. All rights reserved.