200-MHz, 32-bit RX MCU, on-chip FPU, 1160 CoreMark, Supportive of 5 V power supply,
up to 1-MB flash memory, 128-KB SRAM, 32-KB data flash memory, 16-KB SRAM with ECC, Simultaneous sampling with 3 units of 12-bit A/D converter (up to 7 channels), Single-end/pseudo differential input supportive amplifier ( 6 channels), Analog comparator ( 6 channels), 200 MHz PWM ( 4 channels for 3-phase complementary, 2 channels for 5 -phase complementary, 10 channels for single-phase complementary), 4-channel high-resolution PWM with resolution of 195 ps at the minimum, Host/function or OTG controller with full-speed USB 2.0 transfer, CAN, Encryption functions (optional)

## Features

- 32-bit RXv3 CPU core
- Maximum operating frequency: 200 MHz

Capable of 1160 CoreMark in operation at 200 MHz

- JTAG and FINE (one-line) debugging interfaces
- A function for collectively saving the values of registers is available.

■ Low-power design and architecture

- Operation from a single 2.7 - to $5.5-\mathrm{V}$ supply
- Four low-power modes

■ On-chip code flash memory

- Supports versions with 1 Mbytes/512 Kbytes
- No wait cycles at up to 120 MHz or when the ROM cache is hit
- User code is programmable by on-board or off-board programming.


## - On-chip data flash memory

- 32 Kbytes, reprogrammable up to 100,000 times
- Programming/erasing as background operations (BGOs)

■ On-chip SRAM, no wait states

- 128 Kbytes of SRAM (no wait states)
- 16 Kbytes of RAM with ECC (with wait)
- Data transfer
- DMACa: 8 channels
- DTCa: 1 channel
- ELC
- Module operation can be initiated by event signals without using interrupts
- Linked operation between modules is possible when the CPU is in sleep mode


## ■ Reset and supply management

- Power-on reset (POR)
- Low voltage detection (LVDA) with voltage settings


## - Clock functions

- Frequency of resonator for main clock oscillator: 8 to 24 MHz (this can be used as the PLL reference clock)
- High-speed on-chip oscillator: $16 \mathrm{MHz} / 18 \mathrm{MHz} / 20 \mathrm{MHz}$ (this can be used as the PLL reference clock)
- Low-speed on-chip oscillator: 240 kHz

■ Independent watchdog timer

- $120-\mathrm{kHz}$ IWDT-dedicated on-chip oscillator clock operation


## ■ Useful functions for IEC60730 compliance

- Oscillation-stoppage detection, functions for self-diagnosis and detection of disconnection for the A/D converter, clock frequency accuracy measurement circuit, independent watchdog timer, RAM test-assisting function by DOC, and CRCA, etc.
- Register write protection function can protect values in important registers against overwriting.


## ■ External bus

- Bus clock at 40 MHz (max)
- Four CS areas
- 8 - or 16 -bit bus space is selectable per area

- Various communications interfaces
- Host/function or OTG controller (1 channel) with full-speed USB 2.0 (USBb) transfer
- CAN (compliant with ISO11898-1), incorporating 32 mailboxes (1 channel)
- SCIj and SCIh with multiple functionalities (up to 6 channels) Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simplified SPI, simplified $\mathrm{I}^{2} \mathrm{C}$, and extended serial mode.
- SCIi with 16 -byte transmission and reception FIFOs (1 channel)
- $\mathrm{I}^{2} \mathrm{C}$ bus interface (RIICa) for transfer at up to 400 kbps (fast mode), capable of SMBus operation (1 channel)
- RSPId (1 channel) for transfer at up to 30 Mbps
- Up to 31 extended-function timers
- 32-bit GPTW ( 10 channels): operation at 200 MHz , input capture, output compare, PWM waveforms: 10 output channels in singlephase complementary PWM mode/3 output channels in 3-phase complementary PWM mode/2 output channels in 5-phase complementary PWM mode, phase-counting mode, linkage with comparator (counting operation, PWM negate control)
- 16-bit MTU3d (9 channels): operation at 200 MHz , input capture, output compare, PWM waveforms: 2 output channels in 3-phase complementary PWM mode, phase-counting mode
- 8-bit TMR (8 channels)
- 16-bit CMT (4 channels)

■ High-resolution PWM waveform generation circuit (HRPWM): $\mathbf{4}$ channels

- Controlling the timing of rising or falling of the PWM output waveform for 32-bit GPTW is realized with minimum of 195 ps resolution (in operation at 160 MHz )
- 12-bit A/D converter (S12ADH):
total of $\mathbf{3 0}$ channels for three units
- Up to three 12-bit units of sample-and-hold circuit included Unit 0 ( 8 channels for 3 sample-and-hold circuits),
Unit 1 (8 channels for 3 sample-and-hold circuits), Unit 2 (14 channels)
- Programmable gain amplifier with pseudo differential amplification ( 3 channels $\times 2$ )
- Analog Comparator (CMPC): 6 channels
- 12-bit D/A converter: 2 channels
- Usable as a reference voltage for the analog comparator
- Temperature sensor for measuring temperature within the chip
- Encryption functions (Trusted Secure IP Lite)
- 128- or 256-bit key length of AES for ECB, CBC, GCM, others
- True random number generator
- Unauthorized access to the encryption engine is disabled and imposture and falsification of information are prevented
- Safe management of keys

■ Up to 110 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up, switchable driving ability

■ Recommended operating temp. range (Topr)

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


## 1. Overview

### 1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.
Table 1.1 shows the outline of maximum specifications, and the number of peripheral module channels differs depending on the pin number on the package and the code flash memory capacity. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| CPU | CPU | - Maximum operating frequency: 200 MHz <br> - 32-bit RX CPU (RXv3) <br> - Minimum instruction execution time: One instruction per state (cycle of the system clock) <br> - Address space: 4-Gbyte linear <br> - Register set of the CPU <br> General purpose: Sixteen 32-bit registers <br> Control: Ten 32-bit registers <br> Accumulator: Two 72-bit registers <br> - 113 instructions <br> Standard provided instructions: 111 <br> Basic instructions: 77 <br> Single precision floating point instructions: 11 <br> DSP instructions: 23 <br> Instructions for register bank save function: 2 <br> - Addressing modes: 11 <br> - Data arrangement Instructions: Little endian Data: Selectable as little endian or big endian <br> - On-chip 32-bit multiplier: $32 \times 32 \rightarrow 64$ bits <br> - On-chip divider: $32 / 32 \rightarrow 32$ bits <br> - Barrel shifter: 32 bits |
|  | FPU | - Single-precision (32-bit) floating-point number <br> - Data types and floating-point exceptions in conformance with the IEEE754 standard |
|  | Register bank save function | - Fast collective saving and restoration of the values of CPU registers <br> - 16 save register banks |
| Memory | Code flash memory | - Capacity: 1 Mbyte, 512 Kbytes <br> - ROM cache: Operation of an 8-Kbyte instruction fetching cache can be enabled or disabled (this is disabled by default). While ROM cache operation is enabled: <br> - when the cache is hit, one-cycle access up to 200 MHz <br> - when the cache is missed: one to two cycles if ICLK $\leq 120 \mathrm{MHz}$ (bus wait: 0 cycles), two to three cycles if ICLK > 120 MHz (bus wait: 1 cycle). <br> While ROM cache operation is disabled: <br> one cycle if ICLK $\leq 120 \mathrm{MHz}$ (bus wait: 0 cycles), two cycles if ICLK > 120 MHz (bus wait: 1 cycle). <br> - On-board programming: Five types <br> - Off-board programming (parallel programmer mode) <br> - The trusted memory (TM) function protects against the reading of programs from blocks 8 and 9. |
|  | Data flash memory | - Capacity: 32 Kbytes <br> - Programming/erasing: 100,000 times |
|  | Unique ID | - 12-byte unique ID for the device |
|  | RAM | - Capacity: 128 Kbytes <br> - 200 MHz No-wait access <br> - SED (single error detection) |
|  | RAM with ECC | - Capacity: 16 Kbytes <br> - 00FF C000h to 00FF FFFFh (16 Kbytes) <br> - SEC-DED (single error correction/double error detection) |

Table 1.1 Outline of Specifications (2/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Operating modes |  | - Operating modes by the mode-setting pins at the time of release from the reset state Single-chip mode <br> Boot mode (SCl interface) <br> Boot mode (USB interface) <br> Boot mode (FINE interface) <br> User boot mode <br> - Selection of operating mode by register setting <br> Single-chip mode, user boot mode, On-chip ROM disabled extended mode, On-chip ROM enabled extended mode <br> - Endian selectable |
| Clock | Clock generation circuit | - Main clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator <br> - The peripheral module clocks can be set to frequencies above that of the system clock. <br> - Main-clock oscillation stoppage detection <br> - Separate frequency-division and multiplication settings for the system clock (ICLK), peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), flash-IF clock (FCLK) and external bus clock (BCLK) <br> The CPU and other bus masters run in synchronization with the system clock (ICLK): Up to 200 MHz <br> Peripheral modules of MTU3 (Internal peripheral bus), GPTW (Internal peripheral bus), HRPWM (Internal peripheral bus), RSPI, and SCI11 run in synchronization with PCLKA, which operates at up to 120 MHz . <br> Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz MTU3 (counter reference clocks), GPTW (counter reference clocks) are synchronized with PCLKC: Up to 200 MHz <br> HRPWM (reference clocks) are synchronized with PCLKC: Up to 160 MHz ADCLK in the S12AD runs in synchronization with PCLKD: Up to 60 MHz Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz Devices connected to the external bus run in synchronization with the external bus clock (BCLK): Up to 40 MHz <br> - Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a reference clock of the PLL circuit |
| Reset |  | Nine types of reset <br> - RES\# pin reset: Generated when the RES\# pin is driven low. <br> - Power-on reset: Generated when the RES\# pin is driven high and VCC rises. <br> - Voltage-monitoring 0 reset: Generated when VCC falls. <br> - Voltage-monitoring 1 reset: Generated when VCC falls. <br> - Voltage-monitoring 2 reset: Generated when VCC falls. <br> - Deep software standby reset: Generated in response to an interrupt to trigger release from deep software standby. <br> - Independent watchdog timer reset: Generated when the independent watchdog timer underflows, or a refresh error occurs. <br> - Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error occurs. <br> - Software reset: Generated by register setting. |
| Power-on reset |  | If the RES\# pin is at the high level when power is supplied, an internal reset is generated. After VCC has exceeded the voltage detection level and the specified period has elapsed, the reset is cancelled. |
| Voltage detection circuit (LVDA) |  | Monitors the voltage being input to the VCC pin and generates an internal reset or internal interrupt. <br> - Voltage detection circuit 0 <br> Capable of generating an internal reset <br> The option-setting memory can be used to select enabling or disabling of the reset. <br> Voltage detection level: Selectable from two different levels <br> - Voltage detection circuits 1 and 2 <br> Voltage detection level: Selectable from five different levels Digital filtering ( $1 / 2,1 / 4,1 / 8$, and $1 / 16$ LOCO frequency) <br> Capable of generating an internal reset <br> - Two types of timing are selectable for release from reset An internal interrupt can be requested. <br> - Detection of voltage rising above and falling below thresholds is selectable. <br> - Maskable or non-maskable interrupt is selectable <br> Voltage detection monitoring <br> Event linking |

Table 1.1 Outline of Specifications (3/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Low power consumption | Low power consumption facilities | - Module stop function <br> - Four low power consumption modes <br> Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode |
| Interrupt | Interrupt controller (ICUC) | - Interrupt vectors: 256 <br> - External interrupts: 16 (pins IRQ0 to IRQ15) <br> - Software interrupts: 2 sources <br> - Non-maskable interrupts: 7 sources <br> - Sixteen levels specifiable for the order of priority <br> - Method of interrupt source selection: <br> The interrupt vectors consist of 256 vectors (208 sources are fixed. The remaining 135 vectors are selected from among the other 48 sources.) |
| External bus extension |  | - The external address space can be divided into four areas (CS0 to CS3), each with independent control of access settings. <br> Capacity of each area: 2 Mbytes (CSO to CS3) <br> A chip-select signal (CSO\# to CS3\#) can be output for each area. <br> Each area is specifiable as an 8 - or 16 -bit bus space. <br> The data arrangement in each area is selectable as little or big endian (only for data). <br> - Bus format: Separate bus, multiplex bus <br> - Wait control <br> - Write buffer facility |
| DMA | DMA controller (DMACAa) | - 8 channels <br> - Three transfer modes: Normal transfer, repeat transfer, and block transfer <br> - Request sources: Software trigger, external interrupts, and interrupt requests from peripheral functions |
|  | Data transfer controller (DTCa) | - Three transfer modes: Normal transfer, repeat transfer, and block transfer <br> - Request sources: External interrupts and interrupt requests from peripheral functions |
| I/O ports | Programmable I/O ports | - I/O ports for the 144-pin LFQFP <br> I/O pins: 110 <br> Input pin: 9 <br> Pull-up resistors: 110 <br> Open-drain outputs: 110 <br> 5-V tolerance: 4 <br> Large current output: 15 <br> - I/O ports for the 100-pin LFQFP (with PGA pseudo-differential input, and with USB) <br> I/O pins: 69 <br> Input pin: 9 <br> Pull-up resistors: 69 <br> Open-drain outputs: 69 <br> 5-V tolerance: 3 <br> Large current output: 15 <br> - I/O ports for the 100-pin LFQFP (with PGA pseudo-differential input, and without USB) I/O pins: 72 <br> Input pin: 9 <br> Pull-up resistors: 72 <br> Open-drain outputs: 72 <br> 5-V tolerance:3 <br> Large current output: 15 <br> - I/O ports for the 100-pin LFQFP (without PGA pseudo-differential input, and without USB) <br> I/O pins: 73 <br> Input pin: 7 <br> Pull-up resistors: 73 <br> Open-drain outputs: 73 <br> 5-V tolerance: 3 <br> Large current output: 15 |

Table 1.1 Outline of Specifications (4/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Event link contro | ller (ELC) | - Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions. <br> - 188 internal event signals can be freely combined for interlinked operation with connected functions. <br> - Event signals from peripheral modules can be used to change the states of output pins (of ports B and E). <br> - Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules. |
| Timers | 8-bit timers (TMR) | - ( 8 bits $\times 2$ channels) $\times 4$ units <br> - Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8, PCLKB/ 32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal <br> - Capable of output of pulse trains with desired duty cycles or of PWM signals <br> - The 2 channels of each unit can be cascaded to create a 16 -bit timer <br> - Generation of triggers for A/D converter conversion <br> - Capable of generating baud-rate clocks for SCl5, SCl6, and SCI12 <br> - Event linking by the ELC |
|  | Compare match timer (CMT) | - (16 bits $\times 2$ channels) $\times 2$ units <br> - Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128, PCLKB/512) <br> - Event linking by the ELC |
|  | Watchdog timer (WDTA) | - 14 bits $\times 1$ channel <br> - Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128, PCLKB/512, PCLKB/2048, PCLKB/8192) |
|  | Independent watchdog timer (IWDTa) | - 14 bits $\times 1$ channel <br> - Counter-input clock: IWDT-dedicated on-chip oscillator <br> - Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256 <br> - Window function: The positions where the window starts and ends are specifiable (the window defines the timing with which refreshing is enabled and disabled). <br> - Event linking by the ELC |

Table 1.1 Outline of Specifications (5/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Timers | Multifunction timer pulse unit 3 (MTU3d) | - 9 channels ( 16 bits $\times 9$ channels) <br> - Maximum of 28 pulse-input/output and 3 pulse-input possible <br> - Select from among 14 counter-input clock signals for each channel (PCLKC/1, PCLKC/2, PCLKC/4, PCLKC/8, PCLKC/16, PCLKC/32, PCLKC/64, PCLKC/256, PCLKC/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD, MTIOC1A) <br> 11 of the signals are available for channels $1,3,4$, 12 are available for channel 2 , and 10 are available for channel 5. <br> - 43 output compare/input capture registers <br> - Counter clear operation (synchronous clearing by compare match/input capture) <br> - Simultaneous writing to multiple timer counters (TCNT) <br> - Simultaneous register input/output by synchronous counter operation <br> - Buffered operation <br> - Support for cascade-connected operation <br> - 45 interrupt sources <br> - Automatic transfer of register data <br> - Pulse output mode Toggle/PWM/complementary PWM/reset-synchronized PWM <br> - Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0\% to 100\% Delay can be applied to requests for $A / D$ conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. <br> Double buffer configuration <br> - Reset synchronous PWM mode Three phases of positive and negative PWM waveforms can be output with desired duty cycles. <br> - Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2) <br> - Counter functionality for dead-time compensation <br> - Generation of triggers for A/D converter conversion The timing of the generation of requests to start A/D conversion can be monitored by an external pin. <br> - A/D converter start triggers can be skipped <br> - Digital filter function for signals on the input capture and external counter clock pins <br> - Event linking by the ELC <br> - Internal peripheral bus clock: PCLKA <br> - Counter reference clock: PCLKC <br> - Frequency ratio: PCLKA to PCLKC = 1: $\mathrm{N}(\mathrm{N}=1$ or 2$)$ |
|  | Port output enable 3 (POE3B) | - Control of the high-impedance state of the MTU3/GPTW's waveform output pins, and control of switching to the general I/O port pin <br> - 9 pins for input from signal sources: POE0, POE4, POE8, POE9, POE10, POE11, POE12, POE13, POE14 <br> - Initiation by detection of short-circuited outputs (detection of PWM outputs that have become an active level simultaneously) <br> - Initiation by comparator detection/oscillation stop detection/software <br> - Additional programming of output control target pins is enabled |

Table 1.1 Outline of Specifications (6/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Timers | General PWM timer (GPTW) | - 32 bits $\times 10$ channels <br> - Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels <br> - Clock sources independently selectable for each channel <br> - 2 input/output pins per channel <br> - 2 output compare/input capture registers per channel <br> - For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use. <br> - In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms. <br> - Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow) <br> - Generation of dead times in PWM operation <br> - Capable of synchronous start, stop, or clearing of counter for any channel <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 8 ELC events <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input level comparison <br> - Capable of a start, stop, clearing, or up-/down-counting of the counter supporting maximum of 4 external triggers <br> - Output pin disabling function by a dead time error or a short circuit detection among output pins <br> - Capable of generating conversion start triggers for the A/D converters as well as monitoring external pins for a start timing of conversion. <br> - Capable of outputting events, such as compare-match from A to F and overflow/ underflow, to ELC <br> - Capable of using noise filter of input capture <br> - Internal peripheral bus clock: PCLKA <br> - Counter reference clock: PCLKC <br> - Frequency ratio: PCLKA to PCLKC = 1: $\mathrm{N}(\mathrm{N}=1$ or 2$)$ |
|  | High resolution PWM (HRPWM) | - Capable of generating the PWM waveform that is generated by GPTW0 through GPTW3 with resolution of minimum of 195 ps. |
|  | Port output enable for GPTW (POEG) | - Controlling the output disable for GPTW waveform output <br> - Initiation by input level detection of GTETRG pins <br> - Initiation by output disable request from GPTW <br> - Initiation by detection of comparator interrupt request <br> - Initiation by detection of oscillation stop or by software |
| Communication function | USB 2.0 FS host/ function module (USBb) | - Includes a UDC (USB Device Controller) and transceiver for USB 2.0 FS <br> - One port <br> - Compliance with the USB 2.0 specification <br> - Transfer rate: Full speed (12 Mbps), low speed (1.5 Mbps) (host only) <br> - Self-power mode and bus power are selectable <br> - OTG (On the Go) operation is possible (low-speed is not supported) <br> - Incorporates 2 Kbytes of RAM as a transfer buffer <br> - External pull-up and pull-down resistors are not required |

Table 1.1 Outline of Specifications (7/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Communication function | Serial communications interfaces (SClj, SCli, SClh) | - 7 channels <br> SClj: SCl1, SCI5, SCI6, SCI8, SCI9 <br> SCli: SCI11 <br> SClh: SCI12 <br> - SClj, SCli, SClh <br> Serial communications modes: Asynchronous, clock synchronous, and smart-card interface <br> Multi-processor function <br> On-chip baud rate generator allows selection of the desired bit rate <br> Choice of LSB-first or MSB-first transfer <br> Average transfer rate clock can be input from TMR timers for SCl5, SCl6, and SCl12 <br> Start-bit detection: Level or edge detection is selectable. <br> Simple $I^{2} \mathrm{C}$ <br> Simple SPI <br> 7, 8, 9-bit transfer mode <br> Bit rate modulation <br> Double-speed mode <br> Data match detection (SCl12 is not supported) <br> Event linking by the ELC (supported by SCI5 only) <br> - SCli Only <br> Capable of serial sending and receiving with 16-byte FIFO-buffered structure both at transmission and reception sections <br> - SClh Only <br> Supports the serial communications protocol, which contains the start frame and information frame <br> Supports the LIN format |
|  | ${ }^{2} \mathrm{C}$ bus interface (RIICa) | - 1 channel Communication formats ${ }^{2}{ }^{2} \mathrm{C}$ bus format/SMBus format Supports the multi-master Max. transfer rate: 400 kbps <br> - Event linking by the ELC |
|  | CAN module (CAN) | - 1 channel <br> - Compliance with the ISO11898-1 specification (standard frame and extended frame) <br> - 32 mailboxes per channel |
|  | Serial peripheral interface (RSPIc) | - 1 channel <br> - RSPI transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) <br> Capable of handling serial transfer as a master or slave <br> - Data formats <br> Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, 20,24 , or 32 bits. <br> 128-bit buffers for transmission and reception <br> Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) <br> Transmit/receive data can be swapped in byte units <br> - Buffered structure <br> Double buffers for both transmission and reception <br> - RSPCK can be stopped with the receive buffer full for master reception. <br> - Event linking by the ELC |

Table 1.1 Outline of Specifications (8/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| 12-bit A/D con | er (S12ADH) | - 12 bits ( 8 channels $\times 2$ units, 14 channels $\times 1$ unit) <br> - 12-bit resolution <br> - Minimum conversion time $0.9 \mu \mathrm{~s}$ per channel (when ADCLK operates at 60 MHz ) <br> - Operating mode Scan mode (single scan mode, continuous scan mode, or 3 group scan mode) Group A priority control (only for 3 group scan mode) <br> - Sample-and-hold function channel-dedicated sample-and-hold function (unit $0 \times 3$ channels, unit $1 \times 3$ channels) included <br> - Sampling variable Sampling time can be set up for each channel. <br> - Conversion function in order of arbitrarily selected channels (Serial conversion of the same channel cannot be allowed) <br> - Double trigger mode (A/D conversion data duplicated) <br> - Three ways to start A/D conversion Software trigger, synchronous trigger (MTU, TMR, ELC), external trigger <br> - Prioritization in group scanning can be controlled among group A, B, and C. <br> - Digital comparison <br> Method: Comparison to detect voltages above or below thresholds and window comparison <br> Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion <br> - Self-diagnostic function <br> - Detection of analog input disconnection <br> - Event linking by the ELC <br> - Input signal amplification function by the programmable gain amplifier (unit $0 \times 3$ channels, unit $1 \times 3$ channels) <br> Capable of supporting single end/pseudo-differential input |
| 12-bit D/A con | (R12DAb) | - 2 channels <br> - 12-bit resolution <br> - Output voltage: 0 V to AVCC2 <br> - Capable of providing as a reference voltage for comparator <br> - Event linking by the ELC |
| Comparator C | PC) | - 6 channels <br> - Function to compare the reference voltage and the analog input voltage <br> - Reference voltage is selectable from 4 inputs <br> - Analog input voltage is selectable from 4 inputs <br> - Digital filtering |
| Temperature se |  | - 1 channel <br> - Relative precision: $\pm 1.0^{\circ} \mathrm{C}$ <br> - The voltage of the temperature is converted into a digital value by the 12-bit A/D converter (unit 2). |
| Arithmetic unit for trigonometric functions (TFU) |  | - Sine, cosine, arctangent, $\sqrt{x^{2}+y^{2}}$ <br> Simultaneous calculation of sine and cosine Simultaneous calculation of arctangent and $\sqrt{x^{2}+y^{2}}$ |
| Safety | Memory protection unit (MPU) | - Protection area: Eight areas (max.) can be specified in the range from 00000000 h to FFFF FFFFh. <br> - Minimum protection unit: 16 bytes <br> - Reading from, writing to, and enabling the execution access can be specified for each area. <br> - An access exception occurs when the detected access is not in the permitted area. |
|  | Trusted Memory (TM) Function | - Protects against the reading of programs from blocks 8 and 9 of the code flash memory <br> - Instruction fetching by the CPU is the only form of access to these areas when the TM function is enabled. |
|  | Register write protection function | - Protects important registers from being overwritten for in case a program runs out of control. |

Table 1.1 Outline of Specifications (9/9)

| Classification | Module/Function | Description |
| :---: | :---: | :---: |
| Safety | CRC calculator (CRCA) | - Generation of CRC codes for 8-/32-bit data <br> 8-bit data <br> Selectable from the following three polynomials $X^{8}+X^{2}+X+1, X^{16}+X^{15}+X^{2}+1, X^{16}+X^{12}+X^{5}+1$ <br> 32-bit data <br> Selectable from the following two polynomials $\begin{aligned} & X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^{8}+X^{7}+X^{5}+X^{4}+X^{2}+X+1, \\ & X^{32}+X^{28}+X^{27}+X^{26}+X^{25}+X^{23}+X^{22}+X^{20}+X^{19}+X^{18}+X^{14}+X^{13}+X^{11}+X^{10}+X^{9}+X^{8}+X^{6}+1 \end{aligned}$ <br> - Generation of CRC codes for use with LSB-first or MSB-first communications is selectable |
|  | Main clock oscillation stop detection function | - Main clock oscillation stop detection: Available |
|  | Clock frequency accuracy measurement circuit (CAC) | - Monitors the clock output from the main clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB. |
|  | Data operation circuit (DOC) | - The function to compare, add, or subtract 16-bit data |
| Encryption functions | Trusted Secure IP (TSIP-Lite) | - Access management circuit <br> - Encryption engine <br> 128 - or 256-bit key sizes of AES <br> Block cipher mode of operation: GCM, ECB, CBC, CMAC, XTS, CTR, GCTR <br> - Hash function <br> - True random number generator <br> - Prevention from illicit copying of a key |
| Operating frequency |  | Up to 200 MHz |
| Power supply voltage |  |  |
| Operating temperature |  | D-version: -40 to $+85^{\circ} \mathrm{C}$ <br> G-version: -40 to $+105^{\circ} \mathrm{C}$ |
| Package |  | 144-pin LFQFP 0.5 mm pitch 100-pin LFQFP 0.5 mm pitch |
| Debugging interfaces |  | - JTAG and One-line FINE interfaces |

Table 1.2 Comparison of Functions for Different Packages (1/2)

| Module/Functions |  | RX72T Group |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | With PGA pseudo-differential input |  |  | Without PGA pseudodifferential input |
|  |  | With USB |  | Without USB |  |
|  |  | 144 Pins | 100 Pins | 100 Pins | 100 Pins |
| Code flash memory capacity |  | Maximum 1 Mbyte |  |  |  |
| External bus | External bus width | 16 bits |  |  |  |
|  | Address Space | 2 Mbytes $\times 4$ areas |  |  | 2 Mbytes $\times 3$ areas |
| External interrupts | NMI | Available |  |  |  |
|  | IRQ | 16 channels |  |  |  |
| DMA | DMA controller | Available |  |  |  |
|  | Data transfer controller | Available |  |  |  |
| Timers | Multifunction timer pulse unit 3 | 9 channels (Ch. 0 to 7, Ch. 9) |  |  |  |
|  | General PWM timer | 10 channels |  |  |  |
|  | High resolution PWM | 4 channels |  |  |  |
|  | Port output enable 3 | Available |  |  |  |
|  | Port Output Enable for GPTW | Available |  |  |  |
|  | 8-bit timer | 2 channels $\times 4$ units |  |  |  |
|  | Compare match timer | 2 channels $\times 2$ units |  |  |  |
|  | Independent watchdog timer | Available |  |  |  |
| Commun ication functions | USB 2.0 FS host/ function module | 1 channel |  |  | - |
|  | Serial communications interfaces (SClj) | 5 channels (SCl1, 5, 6, 8, 9) |  |  |  |
|  | Serial communications interfaces (SCli) | 1 channel (SCl11) |  |  |  |
|  | Serial communications interfaces (SCIh) | 1 channel (SCl12) |  |  |  |
|  | ${ }^{12} \mathrm{C}$ bus interfaces | 1 channel |  |  |  |
|  | Serial peripheral interface | 1 channel |  |  |  |
|  | CAN module | 1 channel |  |  |  |
| 12-bit A/D Converter |  | AN000 to 007*1  <br> (unit $0: 8$ channels) AN000 to $003,007^{* 1}$ <br> (unit $0: 5$ channels)  |  |  | AN000 to 003 (unit 0: 4 channels) |
|  |  | AN100 to $107^{* 1}$ (unit 1: 8 channels) | AN100 to 103, 107*1 (unit 1: 5 channels) |  | AN100 to 103 (unit 1: 4 channels) |
|  |  | AN200 to 211, 216, 217 (unit 2: 14 channels) | AN200 to 203, 206 to 211, 216, 217 (unit 2: 12 channels) |  | AN200 to 211, 216, 217 (unit 2: 14 channels) |
|  | 3 channels simultaneous sampling function | 3 channels $\times 2$ units (unit 0,1 ) |  |  |  |
|  | Programmable gain amplifier | 6 channels |  |  |  |
| Comparator C |  | 6 channels |  |  |  |
| D/A converter |  | 2 channels |  |  |  |
| Temperature sensor |  | 1 channel |  |  |  |
| CRC calculator |  | Available |  |  |  |

Table 1.2 Comparison of Functions for Different Packages (2/2)

| Module/Functions | RX72T Group |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | With PGA pseudo-differential input |  |  | Without PGA pseudodifferential input |
|  | With USB |  | Without USB |  |
|  | 144 Pins | 100 Pins | 100 Pins | 100 Pins |
| Clock frequency accuracy measurement circuit | Available |  |  |  |
| Trusted Secure IP (TSIP-Lite) | Available/Not available |  |  |  |
| Event link controller | Available |  |  |  |
| Packages | 144-pin LFQFP | 100-pin LFQFP | 100-pin LFQFP | 100-pin LFQFP |

Note 1. AN007 and AN107 cannot be used when PGA pseudo-differential input is enabled.

### 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

Table 1.3 List of Products

| Group | Part No. | Package | Code Flash <br> Memory Capacity | RAM Capacity | Data Flash Memory Capacity | PGA pseudodifferential input | TSIP-Lite | USB | Operating temperature |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RX72T <br> (D-version) | R5F572TKCDFB | PLQP0144KA-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKGDFB | PLQP0144KA-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFCDFB | PLQP0144KA-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFGDFB | PLQP0144KA-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKADFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKBDFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Not available | Not available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKCDFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKEDFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKFDFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Not available | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TKGDFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFADFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFBDFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Not available | Not available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFCDFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFEDFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFFDFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Not available | Available | Not available | -40 to $85^{\circ} \mathrm{C}$ |
|  | R5F572TFGDFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $85^{\circ} \mathrm{C}$ |
| RX72T (G-version) | R5F572TKCGFB | PLQP0144KA-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKGGFB | PLQP0144KA-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFCGFB | PLQP0144KA-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFGGFB | PLQP0144KA-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKAGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKBGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Not available | Not available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKCGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKEGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKFGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Not available | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TKGGFP | PLQP0100KB-B | 1 Mbyte | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFAGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFBGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Not available | Not available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFCGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Not available | Available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFEGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFFGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Not available | Available | Not available | -40 to $105^{\circ} \mathrm{C}$ |
|  | R5F572TFGGFP | PLQP0100KB-B | 512 Kbytes | 128 Kbytes | 32 Kbytes | Available | Available | Available | -40 to $105^{\circ} \mathrm{C}$ |

Figure 1.1 How to Read the Product Part Number

### 1.3 Block Diagram

Figure 1.2 shows a block diagram.


Figure 1.2
Block Diagram

### 1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/6)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Digital power supply | VCC | - | Power supply pin. Connect this pin to the system power supply. Connect the pin to VSS via a $0.1-\mu \mathrm{F}$ multilayer ceramic capacitor. The capacitor should be placed close to the pin. |
|  | VCL | - | Connect this pin to VSS via a $0.47-\mu \mathrm{F}$ smoothing capacitor used to stabilize the internal power supply. The capacitor should be placed close to the pin. |
|  | VSS | - | Ground pin. Connect it to the system power supply ( 0 V ). |
| Clock | XTAL | Output | Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin. |
|  | EXTAL | Input |  |
|  | BCLK | Output | Outputs the external bus clock for external devices. |
| CAC | CACREF | Input | Input pin for the clock frequency accuracy measurement circuit. |
| Operating mode control | MD | Input | Pins for setting the operating mode. The signal levels on these pins must not be changed during operation. |
|  | UB | Input | Enable pin for boot mode (USB interface) and user boot mode |
|  | UPSEL | Input | Selects the power supply method in boot mode (USB interface). The low level selects self-power mode and the high level selects bus power mode. |
| System control | RES\# | Input | Reset pin. This MCU enters the reset state when this signal goes low. |
|  | EMLE | Input | Input pin for the on-chip emulator enable signal. When the onchip emulator is used, this pin should be driven high. When not used, it should be driven low. |
| On-chip emulator | FINED | I/O | FINE interface pin. |
|  | TRST\# | Input | Pins for the on-chip emulator. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator. |
|  | TMS | Input |  |
|  | TDI | Input |  |
|  | TCK | Input |  |
|  | TDO | Output |  |
|  | TRCLK | Output | This pin outputs the clock for synchronization with the trace data. |
|  | TRSYNC | Output | This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid. |
|  | TRSYNC1 | Output | This pin indicates that output from the TRDATA4 to TRDATA7 pins is valid. |
|  | TRDATA0, TRDATA1, TRDATA2, TRDATA3, TRDATA4, TRDATA5, TRDATA6, TRDATA7 | Output | These pins output the trace information. |
| Address bus | A0 to A20 | Output | Output pins for the address |
| Data bus | D0 to D15 | I/O | Input and output pins for the bidirectional data bus |
| Multiplexed bus | A0/D0 to A15/D15 | I/O | Address/data multiplexed bus |
| Bus control | RD\# | Output | Strobe signal which indicates that reading from the external bus interface space is in progress |
|  | WR\# | Output | Strobe signal which indicates that writing to the external bus interface space is in progress, in 1-write strobe mode |
|  | WR0\#, WR1\# | Output | Strobe signals which indicate that either group of data bus pins ( D 7 to D0, D15 to D8) is valid in writing to the external bus interface space, in byte strobe mode |

Table 1.4 Pin Functions (2/6)
$\left.\begin{array}{llll}\hline \text { Classifications } & \text { Pin Name } & \text { I/O } & \text { Description } \\ \hline \text { Bus control } & \text { BCO\#, BC1\# } & \text { Output } & \begin{array}{l}\text { Strobe signals which indicate that either group of data bus pins } \\ \text { (D7 to D0, D5 } \\ \text { interface space, in 1-write strobe mode }\end{array} \\ & \text { ALE the external bus }\end{array}\right\}$

Table 1.4 Pin Functions (3/6)

| Classifications | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| General PWM timer | GTETRGA, GTETRGB, GTETRGC, GTETRGD | Input | External trigger input pin |
|  | GTIOC0A to GTIOC9A, GTIOC0B to GTIOC9B | I/O | Input capture input/output compare output/PWM output pins |
|  | GTIOC0A\# to GTIOC9A\#, GTIOC0B\# to GTIOC9B\# | I/O | Input capture inverted input/output compare inverted output/ PWM inverted output pins |
|  | GTADSM0, GTADSM1 | Output | A/D conversion start request monitoring output pins |
| 8-bit timer | TMO0 to TMO7 | Output | Compare match output pins. |
|  | TMCIO to TMCI7 | Input | Input pins for the external clock to be input to the counter. |
|  | TMRI0 to TMRI7 | Input | Counter reset input pins. |
| Port output enable 3 | POE0\#, POE4\#, POE8\#, POE9\#, POE10\#, POE11\#, POE12\#, POE13\#, POE14\# | Input | Input pins for request signals to switch the MTU3 and GPTW pins between the high impedance state |
| Serial communications interface (SClj) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK1, SCK5, SCK6, SCK8, SCK9 | I/O | Input/output pins for the clock |
|  | RXD1, RXD5, RXD6, RXD8, RXD9 | Input | Input pins for received data |
|  | TXD1, TXD5, TXD6, TXD8, TXD9 | Output | Output pins for transmitted data |
|  | CTS1\#, CTS5\#, CTS6\#, CTS8\#, CTS9\# | Input | Input pins for controlling the start of transmission and reception. |
|  | RTS1\#, RTS5\#, RTS6\#, RTS8\#, RTS9\# | Output | Output pins for controlling the start of transmission and reception. |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | $\begin{aligned} & \hline \text { SSCL1, SSCL5, SSCL6, } \\ & \text { SSCL8, SSCL9 } \end{aligned}$ | I/O | Input/output pins for the $\mathrm{I}^{2} \mathrm{C}$ clock. |
|  | $\begin{aligned} & \text { SSDA1, SSDA5, SSDA6, } \\ & \text { SSDA8, SSDA9 } \end{aligned}$ | I/O | Input/output pins for the $\mathrm{I}^{2} \mathrm{C}$ data. |
|  | - Simple SPI mode |  |  |
|  | SCK1, SCK5, SCK6, SCK8, SCK9 | I/O | Input/output pins for the clock |
|  | SMISO1, SMISO5, SMISO6, SMISO8, SMISO9 | I/O | Input/output pins for slave transmit data. |
|  | SMOSI1, SMOSI5, SMOSI6, SMOSI8, SMOSI9 | I/O | Input/output pins for master transmit data. |
|  | $\begin{aligned} & \text { SS1\#, SS5\#, SS6\#, SS8\#, } \\ & \text { SS9\# } \end{aligned}$ | Input | Chip-select input pins. |
| Serial communications interface (SClh) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK12 | I/O | Input/output pin for the clock |
|  | RXD12 | Input | Input pin for received data |
|  | TXD12 | Output | Output pin for transmitted data |
|  | CTS12\# | Input | Input pin for controlling the start of transmission and reception |
|  | RTS12\# | Output | Output pin for controlling the start of transmission and reception |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | SSCL12 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ clock |
|  | SSDA12 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ data |

Table 1.4 Pin Functions (4/6)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Serial communications interface (SClh) | - Simple SPI mode |  |  |
|  | SCK12 | I/O | Input/output pin for the clock |
|  | SMISO12 | I/O | Input/output pin for slave transmission of data |
|  | SMOSI12 | I/O | Input/output pin for master transmission of data |
|  | SS12\# | Input | Chip-select input pin |
|  | - Extended serial mode |  |  |
|  | RXDX12 | Input | Input pin for received data |
|  | TXDX12 | Output | Output pin for transmitted data |
|  | SIOX12 | I/O | Input/output pin for received or transmitted data |
| Serial communications interface (SCli) | - Asynchronous mode/clock synchronous mode |  |  |
|  | SCK11 | I/O | Input/output pin for the clock |
|  | RXD11 | Input | Input pin for received data |
|  | TXD11 | Output | Output pin for transmitted data |
|  | CTS11\# | Input | Input pin for controlling the start of transmission and reception |
|  | RTS11\# | Output | Output pin for controlling the start of transmission and reception |
|  | - Simple ${ }^{2} \mathrm{C}$ mode |  |  |
|  | SSCL11 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ clock |
|  | SSDA11 | I/O | Input/output pin for the $\mathrm{I}^{2} \mathrm{C}$ data |
|  | - Simple SPI mode |  |  |
|  | SCK11 | I/O | Input/output pin for the clock |
|  | SMISO11 | 1/O | Input/output pin for slave transmission of data |
|  | SMOSI11 | I/O | Input/output pin for master transmission of data |
|  | SS11\# | Input | Chip-select input pin |
| $\mathrm{I}^{2} \mathrm{C}$ bus interface | SCL0 | I/O | Input/output pin for $\mathrm{I}^{2} \mathrm{C}$ bus interface clocks. Bus can be directly driven by the N -channel open drain output. |
|  | SDA0 | I/O | Input/output pin for ${ }^{2} \mathrm{C}$ bus interface data. Bus can be directly driven by the N -channel open drain output. |
| USB 2.0 host/function module | VCC_USB | Input | Power supply pins |
|  | VSS_USB | Input | Ground pins |
|  | USB0_DP | I/O | Input or output USB transceiver D+ data |
|  | USB0_DM | I/O | Input or output USB transceiver D- data. |
|  | USB0_EXICEN | Output | Connect to the OTG power IC. |
|  | USB0_ID | Input | Connect to the OTG power IC. |
|  | USB0_VBUSEN | Output | USB VBUS power enable pins |
|  | USBO_OVRCURA, USBO_OVRCURB | Input | USB overcurrent pins |
|  | USB0_VBUS | Input | USB cable connection/disconnection detection input pins |
| CAN module | CRX | Input | Input pins |
|  | CTX | Output | Output pins |
| Serial peripheral interface | RSPCKA | I/O | Input/output pin for the RSPI clock. |
|  | MOSIA | I/O | Input/output pin for transmitting data from the RSPI master. |
|  | MISOA | I/O | Input/output pin for transmitting data from the RSPI slave. |
|  | SSLA0 | I/O | Input/output pin to select the slave for the RSPI. |
|  | SSLA1 to SSLA3 | Output | Output pins to select the slave for the RSPI. |

Table 1.4 Pin Functions (5/6)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| 12-bit A/D converter | AN000 to AN002, AN100 to AN102 | Input | Input pins for the analog signals to be processed by the A/D converter. (Positive side input at PGA pseudo-differential input.) |
|  | AN003 to AN007, AN103 to AN107, AN200 to AN211, AN216 to AN217 | Input | Input pins for the analog signals to be processed by the A/D converter. |
|  | ADST0, ADST1, ADST2 | Output | Output pins for A/D conversion status. |
|  | ADTRG0\#, ADTRG1\#, ADTRG2\# | Input | Input pins for the external trigger signals that start the A/D conversion. |
|  | PGAVSS0, PGAVSS1 | Input | A common reference ground pin for PGA pseudo-differential input in the unit |
| 12-bit D/A converter | DA0, DA1 | Output | Output pins for the analog signals to be processed by the D/A converter |
| Comparator C | COMP0 to COMP5 | Output | Comparator detection result output pins. |
|  | CVREFC0, CVREFC1 | Input | Analog reference voltage supply pins for comparator C. |
|  | CMPCnm | Input | Analog input pin for CMPCnm ( $\mathrm{n}=0$ to 5, m = 0 to 3 ) |
| Analog power supply | AVCC0 | - | Analog voltage supply pin for 12-bit A/D converter unit 0 . Connect the AVCC0 pin to AVCC1 or AVCC2 when 12-bit A/D converter unit 0 is not used. |
|  | AVSS0 | - | Analog ground pin for 12-bit A/D converter unit 0 . Connect the AVSS0 pin to AVSS1 or AVSS2 when 12-bit A/D converter unit 0 is not used. |
|  | AVCC1 | - | Analog voltage supply pin for 12-bit A/D converter unit 1. Connect this pin to AVCCO when not using the 12-bit A/D converter 1 but using the 12-bit A/D converter 0 . Connect this pin to AVCC2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1. |
|  | AVSS1 | - | Analog ground pin for 12-bit A/D converter unit 1. Connect this pin to AVSS0 when not using the 12-bit A/D converter 1 but using the 12 -bit A/D converter 0 . Connect this pin to AVSS2 when not using the 12-bit A/D converter 0 and the 12-bit A/D converter 1. |
|  | AVCC2 | - | Analog voltage supply pin for the 12-bit A/D converter unit 2, reference voltage supply pin for the 12-bit D/A converter, analog voltage supply pin for the comparator C , and analog voltage supply pin for the temperature sensor. <br> Connect this pin to either of AVCCO or AVCC1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C , and temperature sensor. |
|  | AVSS2 | - | Analog ground pin for the 12-bit A/D converter unit 2, reference ground pin for the D/A converter, analog ground pin for the comparator C , and analog ground pin for the temperature sensor. <br> Connect this pin to either of AVSS0 or AVSS1 when not using the 12-bit A/D converter unit 2, 12-bit D/A converter, comparator C , and temperature sensor. |

Table 1.4 Pin Functions (6/6)

| Classifications | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| I/O ports | P00, P01 | I/O | 2-bit input/output pins. |
|  | P10 to P17 | I/O | 8-bit input/output pins. |
|  | P20 to P27 | I/O | 8-bit input/output pins. |
|  | P30 to P37 | I/O | 8-bit input/output pins. |
|  | P40 to P47 | I/O | 8-bit input/output pins (P40 to P42, P44 to P46: input). |
|  | P50 to P55 | I/O | 6-bit input/output pins. |
|  | P60 to P65 | I/O | 6-bit input/output pins. |
|  | P70 to P76 | I/O | 7-bit input/output pins. |
|  | P80 to P82 | I/O | 3-bit input/output pins. |
|  | P90 to P96 | I/O | 7-bit input/output pins. |
|  | PA0 to PA7 | 1/O | 8-bit input/output pins. |
|  | PB0 to PB7 | I/O | 8-bit input/output pins. |
|  | PC0 to PC6 | 1/O | 7-bit input/output pins. |
|  | PD0 to PD7 | I/O | 8-bit input/output pins. |
|  | PE0 to PE6 | 1/O | 7-bit input/output pins (PE2: input). |
|  | PF0 to PF3 | I/O | 4-bit input/output pins. |
|  | PG0 to PG2 | 1/O | 3-bit input/output pins. |
|  | PH0 to PH7 | I/O | 8-bit input/output pins (PH0, PH4: input). |
|  | PK0 to PK2 | 1/O | 3-bit input/output pins. |

Note: $\quad$ When not using any of the A/D converter, D/A converter, comparator $C$ and temperature sensor, connect the AVCC0, AVCC1 and AVCC2 pins to VCC, and connect the AVSS0, AVSS1 and AVSS2 pins to VSS, respectively.
Note: When the pin functions have "-DS" appended to their names, they can also be used as triggers for release from deep software standby.

### 1.5 Pin Assignments

### 1.5.1 144-Pin LFQFP (with PGA pseudo-differential input and with USB pin)



Figure 1.3
Pin Assignment (144-pin LFQFP) with PGA pseudo-differential input and with USB pin

### 1.5.2 100-Pin LFQFP (with PGA pseudo-differential input and with USB pin)



Figure 1.4 Pin Assignment (100-pin LFQFP) with PGA pseudo-differential input and with USB pin

### 1.5.3 100-Pin LFQFP (with PGA pseudo-differential input and without USB pin)



Figure 1.5 Pin Assignment (100-pin LFQFP) with PGA pseudo-differential input and without USB pin

### 1.5.4 100-Pin LFQFP (without PGA pseudo-differential input and without USB pin)



Figure 1.6 Pin Assignment (100-pin LFQFP) without PGA pseudo-differential input and without USB pin

### 1.6 List of Pin and Pin Functions

### 1.6.1 144-Pin LFQFP (with PGA pseudo-differential input and with USB pin)

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (1/7)

| Pin <br> Number <br> 144-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | P14 |  | MTIOC4B/ <br> MTIOC4B\#/ <br> GTIOC2A/GTIOC9A/ <br> GTIOC2A\#I <br> GTIOC9A\# |  |  | IRQ11 |  |  |
| 2 |  | P13 |  | MTIOC4A/ <br> MTIOC4A\#I <br> GTIOC1A/GTIOC8A/ <br> GTIOC1A\#I <br> GTIOC8A\# |  |  | IRQ10 |  |  |
| 3 |  | P12 |  | MTIOC3B/ <br> MTIOC3B\#/ <br> GTIOC0A/GTIOC7A/ <br> GTIOCOA\#I <br> GTIOC7A\# |  |  | IRQ9 |  |  |
| 4 |  | PE6 | RD\# | GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE10\# |  |  | IRQ3 |  |  |
| 5 |  | PE5 | BCLK | MTIOC9D/ MTIOC9D\#/ GTIOC3A/ GTETRGB/ GTIOC3A\#I GTETRGD | $\begin{aligned} & \hline \text { SCK9/CTS9\#/ } \\ & \text { RTS9\#/SS9\# } \end{aligned}$ |  | IRQ0 |  | ADST0 |
| 6 | VCC |  |  |  |  |  |  |  |  |
| 7 | EMLE |  |  |  |  |  |  |  |  |
| 8 | VSS |  |  |  |  |  |  |  |  |
| 9 | UB | P00 | A11 | MTIOC9A/ MTIOC9A\#/CACREF | RXD9/SMISO9/ SSCL9/RXD12/ SMISO12/SSCL12/ RXDX12 |  | IRQ2 |  | ADST1/ COMPO |
| 10 | VCL |  |  |  |  |  |  |  |  |
| 11 | MD/FINED |  |  |  |  |  |  |  |  |
| 12 |  | P01 | A10 | MTIOC9C/ <br> MTIOC9C\#I <br> GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE12\# | TXD9/SMOSI9/ SSDA9/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12 |  | IRQ4 |  | $\begin{aligned} & \text { ADST2/ } \\ & \text { COMP1 } \end{aligned}$ |
| 13 |  | PE4 | A9 | MTCLKC/MTCLKC\#I GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE10\# | SCK9 |  | IRQ1 |  |  |
| 14 |  | PE3 | A8 | MTCLKD/MTCLKD\#/ GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE11\# | $\begin{aligned} & \text { CTS9\#/RTS9\#I } \\ & \text { SS9\# } \end{aligned}$ |  | IRQ2-DS |  |  |
| 15 | RES\# |  |  |  |  |  |  |  |  |
| 16 | XTAL | P37 |  |  |  |  |  |  |  |
| 17 | VSS |  |  |  |  |  |  |  |  |
| 18 | EXTAL | P36 |  |  |  |  |  |  |  |
| 19 | VCC |  |  |  |  |  |  |  |  |
| 20 | UPSEL | PE2 |  | POE10\# |  |  | NMI |  |  |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (2/7)

| Pin Number 144-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 |  | PE1 | WR0\#/WR\# | MTIOC9D/ MTIOC9D\#/TMO5 | CTS5\#/RTS5\#I SS5\#/CTS12\#/ RTS12\#/SS12\#I SSLA3 |  | IRQ15 |  |  |
| 22 |  | PE0 | WR1\#I BC1\#I WAIT\# | MTIOC9B/ <br> MTIOC9B\#/TMCI1/ TMCI5 | RXD5/SMISO5/ SSCL5/SSLA2/ CRXO | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ | IRQ7 |  |  |
| 23 | TRST\# | PD7 |  | MTIOC9A/ MTIOC9A\#I GTIOCOA/GTIOC3A/ GTIOCOA\#I GTIOC3A\#/TMRI1/ TMRI5 | TXD5/SMOSI5/ SSDA5/SSLA1/ CTXO |  | IRQ8 |  |  |
| 24 | TMS | PD6 |  | MTIOC9C/ <br> MTIOC9C\#I <br> GTIOC0B/GTIOC3B/ <br> GTIOCOB\#I <br> GTIOC3B\#/TMO1 | CTS1\#/RTS1\#/ SS1\#/CTS11\#/ RTS11\#/SS11\#I SSLA0 |  | IRQ5 |  | ADST0 |
| 25 | TDI | PD5 |  | GTIOC1A/ <br> GTETRGA/ <br> GTIOC1A\#/TMRI0/ <br> TMRI6 | RXD1/SMISO1/ SSCL1/RXD11/ SMISO11/SSCL11 |  | IRQ6 |  |  |
| 26 | TCK | PD4 |  | GTIOC1B/ GTETRGB/ GTIOC1B\#/TMCI0/ TMCI6 | SCK1/SCK11 |  | IRQ2 |  |  |
| 27 | TDO | PD3 |  | GTIOC2A/ <br> GTETRGC/ <br> GTIOC2A\#/TMO0 | TXD1/SMOSI1/ SSDA1/TXD11/ SMOSI11/SSDA11 |  |  |  |  |
| 28 | TRCLK | PD2 | A7 | GTIOC2B/GTIOC0A/ GTIOC2B\#I GTIOC0A\#/TMCI1/ TMO4 | $\begin{aligned} & \text { SCK5/SCK8/ } \\ & \text { MOSIA } \end{aligned}$ | USB0_VBUS |  |  |  |
| 29 | TRDATA3 | PD1 | A6 | GTIOC3A/GTIOCOB/ GTIOC3A\#I GTIOC0B\#/TMO2 | RXD8/SMISO8/ SSCL8/MISOA |  |  |  |  |
| 30 | TRDATA2 | PDO | A5 | GTIOC3B/GTIOC1A/ GTIOC3B\#I GTIOC1A\#/TMO6 | TXD8/SMOSI8/ SSDA8/RSPCKA |  |  |  |  |
| 31 | TRDATA7 | PF3 | A19/CS3\# | GTETRGA/TMO7 | CTS11\#/RTS11\#/ SS11\#/CRX0 |  | IRQ14 |  | COMPO |
| 32 | TRDATA6 | PF2 | A18/CS2\# | GTETRGB/TMO3 | SCK11/CTX0 |  | IRQ5 |  | COMP1 |
| 33 | TRDATA5 | PF1 | A17/CS1\# | GTETRGC/TMO5 | RXD11/SMISO11/ SSCL11 |  | IRQ13 |  | COMP2 |
| 34 | TRDATA4 | PFO | A0/BC0\# | GTETRGD/TMO1 | TXD11/SMOSI11/ SSDA11 |  | IRQ12 |  | COMP3 |
| 35 |  |  |  |  |  | USB0_DM |  |  |  |
| 36 |  |  |  |  |  | USB0_DP |  |  |  |
| 37 | VSS_USB |  |  |  |  |  |  |  |  |
| 38 | VCC_USB |  |  |  |  |  |  |  |  |
| 39 | TRDATA1 | PB7 | A4 | GTIOC1B/ GTIOC1B\# | $\begin{aligned} & \text { SCK5/SCK11/ } \\ & \text { SCK12 } \end{aligned}$ | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ |  |  |  |
| 40 | TRDATA0 | PB6 | A3 | GTIOC2A/ <br> GTIOC2A\# | RXD5/SMISO5/ SSCL5/RXD11/ SMISO11/SSCL11/ RXD12/SMISO12/ SSCL12/RXDX12/ CRXO | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURA } \end{aligned}$ | IRQ2 |  |  |
| 41 | TRSYNC | PB5 | A2 | GTIOC2B/ <br> GTIOC2B\# | TXD5/SMOSI5/ SSDA5/TXD11/ SMOSI11/SSDA11/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/CTX0 | $\begin{aligned} & \text { USBO_VBUS } \\ & \text { EN } \end{aligned}$ |  |  |  |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (3/7)

| Pin <br> Number <br> 144-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 42 | VCC |  |  |  |  |  |  |  |  |
| 43 | TRSYNC1 | PB4 | A1 | GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE8\# | CTS5\#/RTS5\#/ SS5\#/SCK11/ CTS11\#/RTS11\#/ SS11\# | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ | IRQ3-DS |  |  |
| 44 | VSS |  |  |  |  |  |  |  |  |
| 45 |  | PC2 | CS1\# | MTIOCOD/ MTIOCOD\#I GTADSM0 | SCK8 | USBO ID/ USBO_OVR CURA | IRQ15 |  | ADSM0/ COMP5 |
| 46 |  | PC1 | A16 | MTIOCOC/ MTIOCOC\#I GTADSM1 | TXD8/SMOSI8/ SSDA8 | ```USBO_EXIC EN/ USBO_VBUS EN``` | IRQ13 |  | ADSM1/ COMP4 |
| 47 |  | PC0 | CSO\# | MTIOCOB/ MTIOCOB\# | $\begin{aligned} & \hline \text { RXD8/SMISO8/ } \\ & \text { SSCL8 } \end{aligned}$ | USB0_VBUS | IRQ12 |  | COMP3 |
| 48 |  | PB3 | A7 | MTIOCOA/ MTIOCOA\#/CACREF | SCK6/RSPCKA |  | IRQ9 |  |  |
| 49 |  | PB2 | A6 | MTIOCOB/ <br> MTIOCOB\#/ <br> GTADSM0/TMRIO | TXD6/SMOSI6/ |  |  |  | ADSM0 |
| 50 |  | PB1 | A5 | MTIOCOC/ <br> MTIOCOC\#I <br> GTADSM1/TMCIO | RXD6/SMISO6/ SSCL6/SCL0 |  | IRQ4 |  | ADSM1 |
| 51 |  | PB0 | A0/BC0\#/A4 | MTIOCOD/ MTIOCOD\#/TMOO | TXD6/SMOSI6/ SSDA6/CTS11\#/ RTS11\#/SS11\#I MOSIA |  | IRQ8 |  | ADTRG2\# |
| 52 |  | PA7 | A15 | MTCLKA/MTCLKC/ <br> MTCLKA\#I <br> MTCLKC\#/ <br> GTADSMO/TMO2 | RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0 |  |  |  | ADSM0 |
| 53 |  | PA6 | A14 | MTCLKB/MTCLKD/ <br> MTCLKB\#I <br> MTCLKD\#I <br> GTADSM1/TMO6 | TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ <br> TXDX12/SIOX12/ CTXO |  | IRQ7 |  | ADSM1 |
| 54 |  | PA5 | A3 | MTIOC1A/ MTIOC1A\#ITMCI3 | RXD6/SMISO6/ SSCL6/RXD8/ SMISO8/SSCL8/ MISOA |  | IRQ1 |  | ADTRG1\# |
| 55 |  | PA4 | A2 | MTIOC1B/ MTIOC1B\#ITMCI7 | SCK6/TXD8/ SMOSI8/SSDA8/ RSPCKA |  |  |  | ADTRG0\# |
| 56 |  | PA3 | A1 | MTIOC2A/ MTIOC2A\#I GTADSM0/TMRI7 | TXD9/SMOSI9/ SSDA9/SCK8/ SSLA0 |  |  |  |  |
| 57 |  | PA2 | A0/BCO\# | MTIOC2B/ <br> MTIOC2B\#/ <br> GTADSM1/TMO7 | CTS6\#/RTS6\#/ SS6\#/RXD9/ SMISO9/SSCL9/ SCK11/SSLA1 |  |  |  |  |
| 58 |  | PA1 |  | MTIOC6A/ MTIOC6A\#/TMO4 | TXD9/SMOSI9/ SSDA9/RXD11/ SMISO11/SSCL11/ SSLA2/CRX0 | $\begin{aligned} & \text { USBO_ID/ } \\ & \text { USBO_OVR } \\ & \text { CURA } \end{aligned}$ | IRQ14-DS |  | ADTRG0\# |
| 59 |  | PA0 |  | MTIOC6C/ MTIOC6C\#/TMO2 | SCK9/TXD11/ <br> SMOSI11/SSDA11/ <br> SSLA3/CTX0 | $\begin{aligned} & \text { USBO_EXIC } \\ & \text { EN/ } \\ & \text { USBO_VBUS } \\ & \text { EN } \end{aligned}$ |  |  |  |
| 60 |  | P35 | A13 | MTIOC2A/MTIOC9A/ MTIOC2A\#I MTIOC9A\#I GTADSM0/TMO0 | CTS8\#/RTS8\#/ SS8\#/TXD1/ SMOSI1/SSDA1 |  | IRQ6 |  |  |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (4/7)

| Pin <br> Number <br> 144-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 61 |  | P34 | A12 | MTIOC2B/MTIOC9B/ <br> MTIOC2B\#/ <br> MTIOC9B\#/ <br> GTADSM1/ <br> GTETRGB/TMO4 | CTS9\#/RTS9\#/ SS9\#/RXD1/ SMISO1/SSCL1 | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ | IRQ3 |  |  |
| 62 |  | PC6 |  | MTIOC1A/MTIOC9C/ MTIOC1A\#I MTIOC9C\# | RXD11/SMISO11/ SSCL11/CRX0 |  | IRQ11-DS |  |  |
| 63 |  | PC5 |  | MTIOC1B/MTIOC9D/ MTIOC1B\#I MTIOC9D\# | TXD11/SMOSI11/ SSDA11/CTX0 |  | IRQ10-DS |  |  |
| 64 | VCC |  |  |  |  |  |  |  |  |
| 65 |  | P96 | CSO\#I WAIT\# | GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE4\# | CTS8\#/RTS8\#/ SS8\# |  | IRQ4-DS |  |  |
| 66 | VSS |  |  |  |  |  |  |  |  |
| 67 |  | P95 |  | MTIOC6B/ <br> MTIOC6B\#/ <br> GTIOC4A/GTIOC7A/ <br> GTIOC4A\#I <br> GTIOC7A\# |  |  |  |  |  |
| 68 |  | P94 |  | MTIOC7A/ MTIOC7A\#I GTIOC5A/GTIOC8A/ GTIOC5A\#I GTIOC8A\# |  |  |  |  |  |
| 69 |  | P93 |  | MTIOC7B/ <br> MTIOC7B\#/ <br> GTIOC6A/GTIOC9A/ <br> GTIOC6A\#I <br> GTIOC9A\# |  |  |  |  |  |
| 70 |  | P92 |  | MTIOC6D/ <br> MTIOC6D\#/ <br> GTIOC4B/GTIOC7B/ <br> GTIOC4B\#I <br> GTIOC7B\# |  |  |  |  |  |
| 71 |  | P91 |  | MTIOC7C/ <br> MTIOC7C\#I <br> GTIOC5B/GTIOC8B/ <br> GTIOC5B\#I <br> GTIOC8B\# |  |  |  |  |  |
| 72 |  | P90 |  | MTIOC7D/ <br> MTIOC7D\#/ <br> GTIOC6B/GTIOC9B/ <br> GTIOC6B\#I <br> GTIOC9B\# |  |  |  |  |  |
| 73 |  | P76 | D0 [A0/D0] | MTIOC4D/ <br> MTIOC4D\#/ <br> GTIOC2B/GTIOC6B/ <br> GTIOC2B\#I <br> GTIOC6B\# |  |  |  |  |  |
| 74 |  | P75 | D1 [A1/D1] | MTIOC4C/ <br> MTIOC4C\#I <br> GTIOC1B/GTIOC5B/ <br> GTIOC1B\#I <br> GTIOC5B\# |  |  |  |  |  |
| 75 |  | P74 | D2 [A2/D2] | MTIOC3D/ <br> MTIOC3D\#/ <br> GTIOC0B/GTIOC4B/ <br> GTIOCOB\#/ <br> GTIOC4B\# |  |  |  |  |  |
| 76 |  | P73 | D3 [A3/D3] | MTIOC4B/ <br> MTIOC4B\#/ <br> GTIOC2A/GTIOC6A/ <br> GTIOC2A\#I <br> GTIOC6A\# |  |  |  |  |  |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (5/7)

| Pin Number 144-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 77 |  | P72 | D4 [A4/D4] | MTIOC4A/ <br> MTIOC4A\#I <br> GTIOC1A/GTIOC5A/ <br> GTIOC1A\#I <br> GTIOC5A\# |  |  |  |  |  |
| 78 |  | P71 | D5 [A5/D5] | MTIOC3B/ MTIOC3B\#/ GTIOC0A/GTIOC4A/ GTIOCOA\#I GTIOC4A\# |  |  |  |  |  |
| 79 |  | P70 | D6 [A6/D6] | GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POEO\# | CTS9\#/RTS9\#I SS9\# |  | IRQ5-DS |  |  |
| 80 |  | PG2 | D11 [A11/ D11] | GTETRGA/ GTIOCOB/ GTIOCOB\# | SCK9 |  | IRQ2 |  | COMPO |
| 81 |  | PG1 | $\begin{array}{\|l} \hline \text { D12 [A12/ } \\ \text { D12] } \end{array}$ | GTIOCOA/ GTIOCOA\# | TXD9/SMOSI9/ SSDA9 |  | IRQ1 |  | COMP1 |
| 82 |  | PG0 | $\begin{array}{\|l} \hline \text { D13 [A13/ } \\ \text { D13] } \end{array}$ | GTIOC1B/ GTIOC1B\# | $\begin{aligned} & \text { RXD9/SMISO9/ } \\ & \text { SSCL9 } \end{aligned}$ |  | IRQ0 |  | COMP2 |
| 83 |  | PK2 | $\begin{array}{\|l\|} \hline \text { D14 [A14/ } \\ \text { D14] } \end{array}$ | GTIOC1A/ <br> GTIOC1A\#/POE12\# | CTS9\#/RTS9\#/ SS9\#/SCK5 |  | IRQ9-DS |  | COMP3 |
| 84 |  | PK1 | $\begin{array}{\|l} \hline \text { D15 [A15/ } \\ \text { D15] } \end{array}$ | $\begin{aligned} & \text { GTIOC2B/ } \\ & \text { GTIOC2B\#/POE13\# } \end{aligned}$ | CTS8\#/RTS8\# SS8\#/TXD5/ SMOSI5/SSDA5 |  | IRQ8-DS |  | COMP4 |
| 85 |  | PK0 | CS1\# | $\begin{aligned} & \text { GTIOC2A/ } \\ & \text { GTIOC2A\#/POE14\# } \end{aligned}$ | $\begin{aligned} & \text { RXD5/SMISO5/ } \\ & \text { SSCL5 } \end{aligned}$ |  | IRQ15-DS |  | COMP5 |
| 86 |  | P33 | D7 [A7/D7] | MTIOC3A/MTCLKA/ MTIOC3A\#I MTCLKA\#/GTIOC3B/ GTIOC3B\#/TMOO | SSLA3 |  | IRQ13-DS |  |  |
| 87 |  | P32 | D8 [A8/D8] | MTIOC3C/MTCLKB/ MTIOC3C\#/ MTCLKB\#/GTIOC3A/ GTIOC3A\#/TMO6 | SSLA2 |  | IRQ12-DS |  |  |
| 88 | VCC |  |  |  |  |  |  |  |  |
| 89 |  | P31 | D9 [A9/D9] | MTIOCOA/MTCLKC/ MTIOCOA\#I MTCLKC\#/TMRI6 | SSLA1 |  | IRQ6 |  |  |
| 90 | VSS |  |  |  |  |  |  |  |  |
| 91 |  | P30 | $\begin{aligned} & \text { D10 [A10/ } \\ & \text { D10] } \end{aligned}$ | MTIOCOB/MTCLKD/ MTIOCOB\#I MTCLKD\#/TMCI6 | SCK8/CTS8\#I <br> RTS8\#/SS8\#/ SSLA0 |  | IRQ7 |  | COMP3 |
| 92 |  | P27 | CS3\# | MTIOC1A/MTIOC0C/ MTIOC1A\#I MTIOC0C\#/POE9\# |  |  | IRQ15 |  |  |
| 93 |  | P26 | CS2\# | MTIOC9A/ MTIOC9A\# | CTS1\#/RTS1\#/ SS1\# |  | IRQ11 |  | ADST0 |
| 94 |  | P25 | CS3\# | MTIOC9C/ <br> MTIOC9C\# | SCK1 |  | IRQ10 |  | ADST1 |
| 95 |  | P24 | D11 [A11/ D11] | MTIC5U/MTIC5U\#I TMCI2/TMO6 | CTS8\#/RTS8\#/ SS8\#/SCK8/ RSPCKA |  | IRQ4 |  | COMPO |
| 96 |  | P23 | $\begin{array}{\|l} \hline \text { D12 [A12/ } \\ \text { D12] } \end{array}$ | MTIC5V/MTIC5V\#/ TMO2/CACREF | TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA/CTXO |  | IRQ11 |  | COMP1 |
| 97 |  | P22 | $\begin{aligned} & \text { D13 [A13/ } \\ & \text { D13] } \end{aligned}$ | MTIC5W/MTCLKD/ MTIC5W\#/ MTCLKD\#I MTIOC9B/TMRI2/ TMO4 | RXD8/SMISO8/ SSCL8/RXD12/ SMISO12/SSCL12/ RXDX12/MISOA/ CRXO |  | IRQ10 |  | ADTRG2\#I COMP2 |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (6/7)

| Pin <br> Number <br> 144-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | $\begin{aligned} & \text { Communications } \\ & \text { (SCI, RSPI, RIIC, } \\ & \text { CAN) } \end{aligned}$ | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98 |  | PC4 | A20 | MTIOC9B/ MTIOC9B\# | TXD1/SMOSI1/ SSDA1/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12 |  |  |  | ADST2/ COMP5 |
| 99 |  | PC3 |  | MTIOC9D/ MTIOC9D\# | RXD1/SMISO1/ <br> SSCL1/RXD12/ <br> SMISO12/SSCL12/ <br> RXDX12 |  | IRQ14 |  | COMP4 |
| 100 |  | P21 | $\begin{aligned} & \hline \text { D14 [A14/ } \\ & \text { D14] } \end{aligned}$ | MTIOC9A/MTCLKA/ MTIOC9A\#I MTCLKA\#/TMCI4 | TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA |  | IRQ6-DS | AN217 | ADTRG1\#I COMP5 |
| 101 |  | P20 | $\begin{array}{\|l} \hline \text { D15 [A15/ } \\ \text { D15] } \end{array}$ | MTIOC9C/MTCLKB/ MTIOC9C\#/ MTCLKB\#/TMRI4 | CTS8\#/RTS8\# SS8\#/SCK8/ RSPCKA |  | IRQ7-DS | AN216 | ADTRG0\#/ COMP4 |
| 102 |  | P65 | A12 |  |  |  | IRQ9 | AN211/ <br> CMPC53/ <br> DA1 |  |
| 103 |  | P64 | A13 |  |  |  | IRQ8 | AN210/ <br> CMPC33/ <br> DAO |  |
| 104 | AVCC2 |  |  |  |  |  |  |  |  |
| 105 | AVCC2 |  |  |  |  |  |  |  |  |
| 106 | AVSS2 |  |  |  |  |  |  |  |  |
| 107 |  | P63 | A14/A12 |  |  |  | IRQ7 | AN209/ CMPC23 |  |
| 108 |  | P62 | A15/A13 |  |  |  | IRQ6 | AN208/ CMPC43 |  |
| 109 |  | P61 | A16/A14 |  |  |  | IRQ5 | AN207/ CMPC13 |  |
| 110 |  | P60 | A17/A15 |  |  |  | IRQ4 | AN206/ <br> CMPC03 |  |
| 111 |  | P55 | A18/A16 |  |  |  | IRQ3 | AN203/ CMPC32 |  |
| 112 |  | P54 | A19/A17 |  |  |  | IRQ2 | AN202/ CMPC22 |  |
| 113 |  | P53 | A20/A18 |  |  |  | IRQ1 | AN201/ CMPC12 |  |
| 114 |  | P52 |  |  |  |  | IRQ0 | AN200/ CMPC02 |  |
| 115 |  | P51 |  |  |  |  |  | AN205/ CMPC52 |  |
| 116 |  | P50 |  |  |  |  |  | AN204/ CMPC42 |  |
| 117 |  | PH7 |  |  |  |  |  | AN106/ CVREFC1 |  |
| 118 |  | PH6 |  |  |  |  |  | AN105 |  |
| 119 |  | PH5 |  |  |  |  |  | AN104 |  |
| 120 |  | P47 |  |  |  |  |  | AN103 |  |
| 121 |  | P46 |  |  |  |  |  | AN102/ <br> CMPC50/ <br> CMPC51 |  |
| 122 |  | P45 |  |  |  |  |  | AN101/ <br> CMPC40/ <br> CMPC41 |  |
| 123 |  | P44 |  |  |  |  |  | AN100/ CMPC30/ CMPC31 |  |
| 124 |  | PH4 |  |  |  |  |  | AN107/ PGAVSS1 |  |

Table 1.5 List of Pin and Pin Functions (144-pin with PGA pseudo-differential input and with USB pin) (7/7)

| Pin <br> Number <br> 144-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 125 |  | PH3 |  |  |  |  |  | AN006/ CVREFCO |  |
| 126 |  | PH2 |  |  |  |  |  | AN005 |  |
| 127 |  | PH1 |  |  |  |  |  | AN004 |  |
| 128 |  | P43 |  |  |  |  |  | AN003 |  |
| 129 |  | P42 |  |  |  |  |  | ANOO2/ <br> CMPC20/ <br> CMPC21 |  |
| 130 |  | P41 |  |  |  |  |  | AN001/ CMPC10/ CMPC11 |  |
| 131 |  | P40 |  |  |  |  |  | ANOOO/ CMPC00/ CMPC01 |  |
| 132 |  | PH0 |  |  |  |  |  | AN007/ PGAVSSO |  |
| 133 | AVCC1 |  |  |  |  |  |  |  |  |
| 134 | AVCC0 |  |  |  |  |  |  |  |  |
| 135 | AVSS0 |  |  |  |  |  |  |  |  |
| 136 | AVSS1 |  |  |  |  |  |  |  |  |
| 137 |  | P82 | ALE/WAIT\# | MTIC5U/MTIC5U\#I TMO4 | SCK6/SCK12 |  | IRQ3 |  | COMP5 |
| 138 |  | P81 | CS2\# | MTIC5V/MTIC5V\#/ TMCI4 | $\begin{aligned} & \text { TXD6/SMOSI6/ } \\ & \text { SSDA6/TXD12/ } \\ & \text { SMOSI12/SSDA12/ } \\ & \text { TXDX12/SIOX12 } \end{aligned}$ |  |  |  | COMP4 |
| 139 |  | P80 | CS1\# | MTIC5W/MTIC5W\#I TMRI4 | RXD6/SMISO6/ SSCL6/RXD12/ SMISO12/SSCL12/ RXDX12 |  | IRQ5 |  | COMP3 |
| 140 |  | P11 | RD\# | MTIOC3A/MTCLKC/ MTIOC3A\#I MTCLKC\#I MTIOC9D/GTIOC3B/ GTETRGA/ GTIOC3B\#/ GTETRGC/TMO3/ POE9\# |  |  | IRQ1-DS |  |  |
| 141 |  | P10 |  | MTIOC9B/MTCLKD/ MTIOC9B\#I MTCLKD\#/ GTETRGB/ GTETRGD/TMRI3/ POE12\# | CTS6\#/RTS6\#/ SS6\# |  | IRQ0-DS |  |  |
| 142 |  | P17 |  | MTIOC4D/ <br> MTIOC4D\#/ <br> GTIOC2B/GTIOC9B/ <br> GTIOC2B\#I <br> GTIOC9B\# |  |  | IRQ14 |  |  |
| 143 |  | P16 |  | MTIOC4C/ <br> MTIOC4C\#I <br> GTIOC1B/GTIOC8B/ <br> GTIOC1B\#I <br> GTIOC8B\# |  |  | IRQ13 |  |  |
| 144 |  | P15 |  | MTIOC3D/ <br> MTIOC3D\#/ <br> GTIOC0B/GTIOC7B/ <br> GTIOCOB\#I <br> GTIOC7B\# |  |  | IRQ12 |  |  |

### 1.6.2 100-Pin LFQFP (with PGA pseudo-differential input and with USB pin)

Table 1.6 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (1/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | PE5 | BCLK | MTIOC9D/ MTIOC9D\#/ GTIOC3A/ GTETRGB/ GTIOC3A\#/ GTETRGD | SCK9/CTS9\#/ RTS9\#/SS9\# |  | IRQ0 |  | ADST0 |
| 2 | EMLE |  |  |  |  |  |  |  |  |
| 3 | VSS |  |  |  |  |  |  |  |  |
| 4 | UB | P00 | A11 | MTIOC9A/ MTIOC9A\#/CACREF | RXD9/SMISO9/ <br> SSCL9/RXD12/ <br> SMISO12/SSCL12/ <br> RXDX12 |  | IRQ2 |  | ADST1/ COMP0 |
| 5 | VCL |  |  |  |  |  |  |  |  |
| 6 | MD/FINED |  |  |  |  |  |  |  |  |
| 7 |  | P01 | A10 | MTIOC9C/ <br> MTIOC9C\#/ <br> GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE12\# | TXD9/SMOSI9/ SSDA9/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12 |  | IRQ4 |  | ADST2/ COMP1 |
| 8 |  | PE4 | A9 | MTCLKC/MTCLKC\#I <br> GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE10\# | SCK9 |  | IRQ1 |  |  |
| 9 |  | PE3 | A8 | MTCLKD/MTCLKD\# <br> GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE11\# | CTS9\#/RTS9\#/ SS9\# |  | IRQ2-DS |  |  |
| 10 | RES\# |  |  |  |  |  |  |  |  |
| 11 | XTAL | P37 |  |  |  |  |  |  |  |
| 12 | VSS |  |  |  |  |  |  |  |  |
| 13 | EXTAL | P36 |  |  |  |  |  |  |  |
| 14 | VCC |  |  |  |  |  |  |  |  |
| 15 | UPSEL | PE2 |  | POE10\# |  |  | NMI |  |  |
| 16 |  | PE1 | WRO\#/WR\# | MTIOC9D/ MTIOC9D\#/TMO5 | CTS5\#/RTS5\#I SS5\#/CTS12\#/ <br> RTS12\#/SS12\#I SSLA3 |  | IRQ15 |  |  |
| 17 |  | PE0 | WR1\#I BC1\#/ WAIT\# | MTIOC9B/ MTIOC9B\#/TMCI1/ TMCI5 | RXD5/SMISO5/ SSCL5/SSLA2/ CRXO | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ | IRQ7 |  |  |
| 18 | TRST\# | PD7 |  | MTIOC9A/ MTIOC9A\#I GTIOCOA/GTIOC3A/ GTIOCOA\#I GTIOC3A\#/TMRI1/ TMRI5 | TXD5/SMOSI5/ SSDA5/SSLA1/ CTXO |  | IRQ8 |  |  |
| 19 | TMS | PD6 |  | MTIOC9C/ MTIOC9C\#/ GTIOC0B/GTIOC3B/ GTIOCOB\#/ GTIOC3B\#/TMO1 | CTS1\#/RTS1\#/ SS1\#/CTS11\#/ RTS11\#/SS11\#I SSLA0 |  | IRQ5 |  | ADST0 |
| 20 | TDI | PD5 |  | GTIOC1A/ <br> GTETRGA/ <br> GTIOC1A\#/TMRIO/ TMRI6 | RXD1/SMISO1/ SSCL1/RXD11/ SMISO11/SSCL11 |  | IRQ6 |  |  |

Table 1.6 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (2/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | TCK | PD4 |  | GTIOC1B/ GTETRGB/ GTIOC1B\#/TMCIo/ TMCI6 | SCK1/SCK11 |  | IRQ2 |  |  |
| 22 | TDO | PD3 |  | GTIOC2A/ GTETRGC/ GTIOC2A\#/TMO0 | TXD1/SMOSI1/ SSDA1/TXD11/ SMOSI11/SSDA11 |  |  |  |  |
| 23 | TRCLK | PD2 | A7 | ```GTIOC2B/GTIOCOA/ GTIOC2B#/ GTIOC0A#/TMCI1/ TMO4``` | $\begin{aligned} & \text { SCK5/SCK8/ } \\ & \text { MOSIA } \end{aligned}$ | USB0_VBUS |  |  |  |
| 24 |  |  |  |  |  | USB0_DM |  |  |  |
| 25 |  |  |  |  |  | USB0_DP |  |  |  |
| 26 | VCC_USB |  |  |  |  |  |  |  |  |
| 27 | TRDATA0 | PB6 | A3 | $\begin{aligned} & \text { GTIOC2A/ } \\ & \text { GTIOC2A\# } \end{aligned}$ | RXD5/SMISO5/ SSCL5/RXD11/ SMISO11/SSCL11/ RXD12/SMISO12/ SSCL12/RXDX12/ CRXO | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURA } \end{aligned}$ | IRQ2 |  |  |
| 28 | TRSYNC | PB5 | A2 | $\begin{aligned} & \text { GTIOC2B/ } \\ & \text { GTIOC2B\# } \end{aligned}$ | TXD5/SMOSI5/ SSDA5/TXD11/ SMOSI11/SSDA11/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/CTX0 | $\begin{aligned} & \hline \text { USBO_VBUS } \\ & \text { EN } \end{aligned}$ |  |  |  |
| 29 | VCC |  |  |  |  |  |  |  |  |
| 30 |  | PB4 | A1 | GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE8\# | CTS5\#/RTS5\#/ SS5\#/SCK11/ CTS11\#/RTS11\#/ SS11\# | $\begin{aligned} & \text { USBO_OVR } \\ & \text { CURB } \end{aligned}$ | IRQ3-DS |  |  |
| 31 | VSS/VSS_USB |  |  |  |  |  |  |  |  |
| 32 |  | PB3 | A7 | MTIOCOA/ MTIOCOA\#/CACREF | SCK6/RSPCKA |  | IRQ9 |  |  |
| 33 |  | PB2 | A6 | MTIOCOB/ MTIOCOB\#/ GTADSMO/TMRIO | TXD6/SMOSI6/ SSDA6/SDA0 |  |  |  | ADSM0 |
| 34 |  | PB1 | A5 | MTIOC0C/ MTIOCOC\#I GTADSM1/TMCIO | $\begin{aligned} & \text { RXD6/SMISO6/ } \\ & \text { SSCL6/SCL0 } \end{aligned}$ |  | IRQ4 |  | ADSM1 |
| 35 |  | PB0 | A0/BC0\#/A4 | MTIOCOD/ MTIOCOD\#/TMOO | TXD6/SMOSI6/ SSDA6/CTS11\#I RTS11\#/SS11\#/ MOSIA |  | IRQ8 |  | ADTRG2\# |
| 36 |  | PA5 | A3 | MTIOC1A/ MTIOC1A\#/TMCI3 | RXD6/SMISO6/ SSCL6/RXD8/ SMISO8/SSCL8/ MISOA |  | IRQ1 |  | ADTRG1\# |
| 37 |  | PA4 | A2 | MTIOC1B/ MTIOC1B\#/TMCI7 | $\begin{aligned} & \hline \text { SCK6/TXD8/ } \\ & \text { SMOSI8/SSDA8/ } \\ & \text { RSPCKA } \end{aligned}$ |  |  |  | ADTRG0\# |
| 38 |  | PA3 | A1 | $\begin{aligned} & \text { MTIOC2A/ } \\ & \text { MTIOC2A\#I } \\ & \text { GTADSM0/TMRI7 } \end{aligned}$ | TXD9/SMOSI9/ SSDA9/SCK8/ SSLA0 |  |  |  |  |
| 39 |  | PA2 | A0/BCO\# | MTIOC2B/ MTIOC2B\#/ GTADSM1/TMO7 | CTS6\#/RTS6\#/ SS6\#/RXD9/ SMISO9/SSCL9/ SCK11/SSLA1 |  |  |  |  |
| 40 |  | PA1 |  | MTIOC6A/ MTIOC6A\#/TMO4 | TXD9/SMOSI9/ SSDA9/RXD11/ SMISO11/SSCL11/ SSLA2/CRX0 | $\begin{aligned} & \text { USBO_ID/ } \\ & \text { USBO_OVR } \\ & \text { CURA } \end{aligned}$ | IRQ14-DS |  | ADTRG0\# |

Table 1.6 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (3/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | $\begin{aligned} & \text { Communications } \\ & \text { (SCI, RSPI, RIIC, } \\ & \text { CAN) } \end{aligned}$ | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 41 |  | PAO |  | MTIOC6C/ MTIOC6C\#/TMO2 | SCK9/TXD11/ <br> SMOSI11/SSDA11/ <br> SSLA3/CTXO | $\begin{aligned} & \text { USBO_EXIC } \\ & \text { EN/ } \\ & \text { USBO_VBUS } \\ & \text { EN } \end{aligned}$ |  |  |  |
| 42 | VCC |  |  |  |  |  |  |  |  |
| 43 |  | P96 | CSO\#I WAIT\# | GTETRGA/ <br> GTETRGB/ <br> GTETRGC/ <br> GTETRGD/POE4\# | CTS8\#/RTS8\#/ SS8\# |  | IRQ4-DS |  |  |
| 44 | VSS |  |  |  |  |  |  |  |  |
| 45 |  | P95 |  | MTIOC6B/ <br> MTIOC6B\#/ <br> GTIOC4A/GTIOC7A/ <br> GTIOC4A\#I <br> GTIOC7A\# |  |  |  |  |  |
| 46 |  | P94 |  | MTIOC7A/ <br> MTIOC7A\#I <br> GTIOC5A/GTIOC8A/ <br> GTIOC5A\#I <br> GTIOC8A\# |  |  |  |  |  |
| 47 |  | P93 |  | MTIOC7B/ <br> MTIOC7B\#/ <br> GTIOC6A/GTIOC9A/ <br> GTIOC6A\#I <br> GTIOC9A\# |  |  |  |  |  |
| 48 |  | P92 |  | MTIOC6D/ <br> MTIOC6D\#/ <br> GTIOC4B/GTIOC7B/ <br> GTIOC4B\#I <br> GTIOC7B\# |  |  |  |  |  |
| 49 |  | P91 |  | MTIOC7C/ <br> MTIOC7C\#I <br> GTIOC5B/GTIOC8B/ <br> GTIOC5B\#I <br> GTIOC8B\# |  |  |  |  |  |
| 50 |  | P90 |  | MTIOC7D/ <br> MTIOC7D\#/ <br> GTIOC6B/GTIOC9B/ <br> GTIOC6B\#I <br> GTIOC9B\# |  |  |  |  |  |
| 51 |  | P76 | D0 [A0/D0] | MTIOC4D/ <br> MTIOC4D\#/ <br> GTIOC2B/GTIOC6B/ <br> GTIOC2B\#I <br> GTIOC6B\# |  |  |  |  |  |
| 52 |  | P75 | D1 [A1/D1] | MTIOC4C/ <br> MTIOC4C\#I <br> GTIOC1B/GTIOC5B/ <br> GTIOC1B\#I <br> GTIOC5B\# |  |  |  |  |  |
| 53 |  | P74 | D2 [A2/D2] | MTIOC3D/ <br> MTIOC3D\#/ <br> GTIOCOB/GTIOC4B/ <br> GTIOCOB\#I <br> GTIOC4B\# |  |  |  |  |  |
| 54 |  | P73 | D3 [A3/D3] | MTIOC4B/ <br> MTIOC4B\#I <br> GTIOC2A/GTIOC6A/ <br> GTIOC2A\#I <br> GTIOC6A\# |  |  |  |  |  |
| 55 |  | P72 | D4 [A4/D4] | MTIOC4A/ <br> MTIOC4A\#I <br> GTIOC1A/GTIOC5A/ <br> GTIOC1A\#I <br> GTIOC5A\# |  |  |  |  |  |

Table 1.6 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (4/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | $\begin{aligned} & \text { Communications } \\ & \text { (SCI, RSPI, RIIC, } \\ & \text { CAN) } \end{aligned}$ | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 56 |  | P71 | D5 [A5/D5] | MTIOC3B/ MTIOC3B\#I GTIOC0A/GTIOC4A/ GTIOC0A\#I GTIOC4A\# |  |  |  |  |  |
| 57 |  | P70 | D6 [A6/D6] | GTETRGA/ GTETRGB/ GTETRGC/ GTETRGD/POE0\# | CTS9\#/RTS9\#I SS9\# |  | IRQ5-DS |  |  |
| 58 |  | P33 | D7 [A7/D7] | ```MTIOC3A/MTCLKA/ MTIOC3A#I MTCLKA#/GTIOC3B/ GTIOC3B#/TMO0``` | SSLA3 |  | IRQ13-DS |  |  |
| 59 |  | P32 | D8 [A8/D8] | MTIOC3C/MTCLKB/ MTIOC3C\#I MTCLKB\#/GTIOC3A/ GTIOC3A\#ITMO6 | SSLA2 |  | IRQ12-DS |  |  |
| 60 | VCC |  |  |  |  |  |  |  |  |
| 61 |  | P31 | D9 [A9/D9] | $\begin{aligned} & \text { MTIOCOA/MTCLKC/ } \\ & \text { MTIOCOA\#I } \\ & \text { MTCLKC\#/TMRI6 } \end{aligned}$ | SSLA1 |  | IRQ6 |  |  |
| 62 | VSS |  |  |  |  |  |  |  |  |
| 63 |  | P30 | $\begin{array}{\|l} \hline \text { D10 [A10/ } \\ \text { D10] } \end{array}$ | $\begin{aligned} & \text { MTIOCOB/MTCLKD/ } \\ & \text { MTIOCOB\#I } \\ & \text { MTCLKD\#/TMCI6 } \end{aligned}$ | SCK8/CTS8\#l RTS8\#/SS8\#I SSLAO |  | IRQ7 |  | COMP3 |
| 64 |  | P27 | CS3\# | MTIOC1A/MTIOC0C/ MTIOC1A\#I MTIOC0C\#/POE9\# |  |  | IRQ15 |  |  |
| 65 |  | P24 | $\begin{array}{\|l} \hline \text { D11 [A11/ } \\ \text { D11] } \end{array}$ | MTIC5U/MTIC5U\#I TMCI2/TMO6 | CTS8\#/RTS8\#/ SS8\#/SCK8/ RSPCKA |  | IRQ4 |  | COMP0 |
| 66 |  | P23 | $\begin{array}{\|l\|} \hline \text { D12 [A12/ } \\ \text { D12] } \end{array}$ | MTIC5V/MTIC5V\#I TMO2/CACREF | TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA/CTXO |  | IRQ11 |  | COMP1 |
| 67 |  | P22 | $\begin{array}{\|l} \hline \text { D13 [A13/ } \\ \text { D13] } \end{array}$ | MTIC5W/MTCLKD/ MTIC5W\#/ MTCLKD\#I MTIOC9B/TMRI2/ TMO4 | RXD8/SMISO8/ SSCL8/RXD12/ SMISO12/SSCL12/ RXDX12/MISOA/ CRX0 |  | IRQ10 |  | ADTRG2\#/ COMP2 |
| 68 |  | P21 | $\begin{array}{\|l\|} \hline \text { D14 [A14/ } \\ \text { D14] } \end{array}$ | $\begin{aligned} & \text { MTIOC9A/MTCLKA/ } \\ & \text { MTIOC9A\#I } \\ & \text { MTCLKA\#/TMCI4 } \end{aligned}$ | TXD8/SMOSI8/ SSDA8/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/ MOSIA |  | IRQ6-DS | AN217 | ADTRG1\#/ COMP5 |
| 69 |  | P20 | $\begin{array}{\|l\|} \hline \text { D15 [A15/ } \\ \text { D15] } \end{array}$ | MTIOC9C/MTCLKB/ MTIOC9C\#I MTCLKB\#/TMRI4 | CTS8\#/RTS8\#/ SS8\#/SCK8/ RSPCKA |  | IRQ7-DS | AN216 | ADTRG0\#I COMP4 |
| 70 |  | P65 | A12 |  |  |  | IRQ9 | AN211/ <br> CMPC53/ <br> DA1 |  |
| 71 |  | P64 | A13 |  |  |  | IRQ8 | AN210/ <br> CMPC33/ <br> DAO |  |
| 72 | AVCC2 |  |  |  |  |  |  |  |  |
| 73 | AVSS2 |  |  |  |  |  |  |  |  |
| 74 |  | P63 | A14/A12 |  |  |  | IRQ7 | $\begin{aligned} & \text { AN209/ } \\ & \text { CMPC23 } \end{aligned}$ |  |
| 75 |  | P62 | A15/A13 |  |  |  | IRQ6 | $\begin{aligned} & \text { AN208/ } \\ & \text { CMPC43 } \end{aligned}$ |  |
| 76 |  | P61 | A16/A14 |  |  |  | IRQ5 | $\begin{aligned} & \text { AN207I } \\ & \text { CMPC13 } \end{aligned}$ |  |

Table 1.6 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and with USB pin) (5/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications (SCI, RSPI, RIIC, CAN) | Communica tions <br> (USB) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 77 |  | P60 | A17/A15 |  |  |  | IRQ4 | $\begin{aligned} & \text { AN206/ } \\ & \text { CMPC03 } \end{aligned}$ |  |
| 78 |  | P55 | A18/A16 |  |  |  | IRQ3 | AN203/ CMPC32 |  |
| 79 |  | P54 | A19/A17 |  |  |  | IRQ2 | $\begin{aligned} & \text { AN202I } \\ & \text { CMPC22 } \end{aligned}$ |  |
| 80 |  | P53 | A20/A18 |  |  |  | IRQ1 | AN201/ CMPC12 |  |
| 81 |  | P52 |  |  |  |  | IRQ0 | AN200/ CMPC02 |  |
| 82 |  | P47 |  |  |  |  |  | AN103 |  |
| 83 |  | P46 |  |  |  |  |  | AN102/ <br> CMPC50/ <br> CMPC51 |  |
| 84 |  | P45 |  |  |  |  |  | AN101/ <br> CMPC40/ <br> CMPC41 |  |
| 85 |  | P44 |  |  |  |  |  | AN100/ CMPC30/ CMPC31 |  |
| 86 |  | PH4 |  |  |  |  |  | AN107/ PGAVSS1 |  |
| 87 |  | P43 |  |  |  |  |  | AN003 |  |
| 88 |  | P42 |  |  |  |  |  | AN002I <br> CMPC20/ <br> CMPC21 |  |
| 89 |  | P41 |  |  |  |  |  | AN001/ CMPC10/ CMPC11 |  |
| 90 |  | P40 |  |  |  |  |  | ANOOO/ CMPC00/ CMPC01 |  |
| 91 |  | PHO |  |  |  |  |  | AN007I PGAVSSO |  |
| 92 | AVCC1 |  |  |  |  |  |  |  |  |
| 93 | AVCC0 |  |  |  |  |  |  |  |  |
| 94 | AVSS0 |  |  |  |  |  |  |  |  |
| 95 | AVSS1 |  |  |  |  |  |  |  |  |
| 96 |  | P82 | ALE/WAIT\# | MTIC5U/MTIC5U\#I TMO4 | SCK6/SCK12 |  | IRQ3 |  | COMP5 |
| 97 |  | P81 | CS2\# | MTIC5V/MTIC5V\#/ TMCI4 | TXD6/SMOSI6/ SSDA6/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12 |  |  |  | COMP4 |
| 98 |  | P80 | CS1\# | MTIC5W/MTIC5W\#I TMRI4 | RXD6/SMISO6/ SSCL6/RXD12/ SMISO12/SSCL12/ RXDX12 |  | IRQ5 |  | COMP3 |
| 99 |  | P11 | RD\# | MTIOC3A/MTCLKC/ MTIOC3A\#I MTCLKC\#I MTIOC9D/GTIOC3B/ GTETRGA/ GTIOC3B\#/ GTETRGC/TMO3/ POE9\# |  |  | IRQ1-DS |  |  |
| 100 |  | P10 |  | MTIOC9B/MTCLKD/ <br> MTIOC9B\#/ <br> MTCLKD\#I <br> GTETRGB/ <br> GTETRGD/TMRI3/ <br> POE12\# | CTS6\#/RTS6\#/ SS6\# |  | IRQ0-DS |  |  |

### 1.6.3 100-Pin LFQFP (with PGA pseudo-differential input and without USB pin)

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin)
(1/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | PE5 | BCLK | MTIOC9D/MTIOC9D\#I GTIOC3A/GTETRGB/ GTIOC3A\#/GTETRGD | $\begin{aligned} & \text { SCK9/CTS9\#/RTS9\#I } \\ & \text { SS9\# } \end{aligned}$ | IRQ0 |  | ADST0 |
| 2 | EMLE |  |  |  |  |  |  |  |
| 3 | VSS |  |  |  |  |  |  |  |
| 4 | UB | P00 | A11 | MTIOC9A/MTIOC9A\#I CACREF | RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXDX12 | IRQ2 |  | ADST1/ COMP0 |
| 5 | VCL |  |  |  |  |  |  |  |
| 6 | MD/FINED |  |  |  |  |  |  |  |
| 7 |  | P01 | A10 | MTIOC9C/MTIOC9C\#I GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE12\# | $\begin{aligned} & \text { TXD9/SMOSI9/SSDA9/ } \\ & \text { TXD12/SMOSI12/ } \\ & \text { SSDA12/TXDX12/ } \\ & \text { SIOX12 } \end{aligned}$ | IRQ4 |  | ADST2l COMP1 |
| 8 |  | PE4 | A9 | MTCLKC/MTCLKC\#I GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE10\# | SCK9 | IRQ1 |  |  |
| 9 |  | PE3 | A8 | MTCLKD/MTCLKD\#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE11\# | CTS9\#/RTS9\#/SS9\# | IRQ2-DS |  |  |
| 10 | RES\# |  |  |  |  |  |  |  |
| 11 | XTAL | P37 |  |  |  |  |  |  |
| 12 | VSS |  |  |  |  |  |  |  |
| 13 | EXTAL | P36 |  |  |  |  |  |  |
| 14 | VCC |  |  |  |  |  |  |  |
| 15 |  | PE2 |  | POE10\# |  | NMI |  |  |
| 16 |  | PE1 | WRO\#/WR\# | MTIOC9D/MTIOC9D\#/ TMO5 | CTS5\#/RTS5\#/SS5\#I CTS12\#/RTS12\#I SS12\#/SSLA3 | IRQ15 |  |  |
| 17 |  | PE0 | WR1\#/BC1\#/ WAIT\# | MTIOC9B/MTIOC9B\#/ TMCI1/TMCI5 | $\begin{aligned} & \text { RXD5/SMISO5/SSCL5/ } \\ & \text { SSLA2/CRX0 } \end{aligned}$ | IRQ7 |  |  |
| 18 | TRST\# | PD7 |  | MTIOC9A/MTIOC9A\#I GTIOC0A/GTIOC3A/ GTIOC0A\#/GTIOC3A\#/ TMRI1/TMRI5 | TXD5/SMOSI5/SSDA5/ SSLA1/CTX0 SSLA1/CTX0 | IRQ8 |  |  |
| 19 | TMS | PD6 |  | MTIOC9C/MTIOC9C\#I GTIOCOB/GTIOC3B/ GTIOCOB\#/GTIOC3B\#/ TMO1 | CTS1\#/RTS1\#/SS1\#/ CTS11\#/RTS11\#I SS11\#/SSLA0 | IRQ5 |  | ADST0 |
| 20 | TDI | PD5 |  | GTIOC1A/GTETRGA/ GTIOC1A\#/TMRIO/ TMRI6 | RXD1/SMISO1/SSCL1/ RXD11/SMISO11/ SSCL11 | IRQ6 |  |  |
| 21 | TCK | PD4 |  | GTIOC1B/GTETRGB/ GTIOC1B\#/TMCIO/ TMCI6 | SCK1/SCK11 | IRQ2 |  |  |
| 22 | TDO | PD3 |  | GTIOC2A/GTETRGC/ GTIOC2A\#ITMO0 | TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/ SSDA11 |  |  |  |
| 23 | TRCLK | PD2 | A7 | GTIOC2B/GTIOC0A/ GTIOC2B\#/GTIOC0A\#I TMCI1/TMO4 | SCK5/SCK8/MOSIA |  |  |  |
| 24 | TRDATA3 | PD1 | A6 | GTIOC3A/GTIOCOB/ GTIOC3A\#/GTIOCOB\#/ TMO2 | RXD8/SMISO8/SSCL8/ MISOA |  |  |  |

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (2/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 | TRDATA2 | PD0 | A5 | GTIOC3B/GTIOC1A/ GTIOC3B\#/GTIOC1A\#/ TMO6 | TXD8/SMOSI8/SSDA8/ RSPCKA |  |  |  |
| 26 | TRDATA1 | PB7 | A4 | GTIOC1B/GTIOC1B\# | SCK5/SCK11/SCK12 |  |  |  |
| 27 | TRDATA0 | PB6 | A3 | GTIOC2A/GTIOC2A\# | RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0 | IRQ2 |  |  |
| 28 | TRSYNC | PB5 | A2 | GTIOC2B/GTIOC2B\# | TXD5/SMOSI5/SSDA5/ TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0 |  |  |  |
| 29 | VCC |  |  |  |  |  |  |  |
| 30 |  | PB4 | A1 | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE8\# | CTS5\#/RTS5\#/SS5\#I SCK11/CTS11\#I RTS11\#/SS11\# | IRQ3-DS |  |  |
| 31 | VSS |  |  |  |  |  |  |  |
| 32 |  | PB3 | A7 | MTIOCOA/MTIOCOA\#I CACREF | SCK6/RSPCKA | IRQ9 |  |  |
| 33 |  | PB2 | A6 | MTIOCOB/MTIOCOB\#I GTADSMO/TMRIO | TXD6/SMOSI6/SSDA6/ SDAO |  |  | ADSM0 |
| 34 |  | PB1 | A5 | MTIOCOC/MTIOCOC\#I GTADSM1/TMCIO | $\begin{aligned} & \text { RXD6/SMISO6/SSCL6/ } \\ & \text { SCL0 } \end{aligned}$ | IRQ4 |  | ADSM1 |
| 35 |  | PB0 | A0/A4/BCO\# | MTIOCOD/MTIOCOD\#I TMOO | TXD6/SMOSI6/SSDA6/ CTS11\#/RTS11\#I SS11\#/MOSIA | IRQ8 |  | ADTRG2\# |
| 36 |  | PA5 | A3 | MTIOC1A/MTIOC1A\#I TMCI3 | RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA | IRQ1 |  | ADTRG1\# |
| 37 |  | PA4 | A2 | MTIOC1B/MTIOC1B\#/ TMCI7 | SCK6/TXD8/SMOSI8/ SSDA8/RSPCKA |  |  | ADTRG0\# |
| 38 |  | PA3 | A1 | MTIOC2A/MTIOC2A\#I GTADSM0/TMRI7 | TXD9/SMOSI9/SSDA9/ SCK8/SSLA0 |  |  |  |
| 39 |  | PA2 | A0/BCO\# | MTIOC2B/MTIOC2B\#I GTADSM1/TMO7 | CTS6\#/RTS6\#/SS6\#/ RXD9/SMISO9/SSCL9/ SCK11/SSLA1 |  |  |  |
| 40 |  | PA1 |  | MTIOC6A/MTIOC6A\#I TMO4 | TXD9/SMOSI9/SSDA9/ RXD11/SMISO11/ SSCL11/SSLA2/CRX0 | IRQ14-DS |  | ADTRG0\# |
| 41 |  | PA0 |  | MTIOC6C/MTIOC6C\#I TMO2 | SCK9/TXD11/SMOSI11/ SSDA11/SSLA3/CTX0 |  |  |  |
| 42 | VCC |  |  |  |  |  |  |  |
| 43 |  | P96 | CSO\#/WAIT\# | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE4\# | CTS8\#/RTS8\#/SS8\# | IRQ4-DS |  |  |
| 44 | VSS |  |  |  |  |  |  |  |
| 45 |  | P95 |  | MTIOC6B/MTIOC6B\#I GTIOC4A/GTIOC7A/ GTIOC4A\#/GTIOC7A\# |  |  |  |  |
| 46 |  | P94 |  | MTIOC7A/MTIOC7A\#I GTIOC5A/GTIOC8A/ GTIOC5A\#/GTIOC8A\# |  |  |  |  |
| 47 |  | P93 |  | MTIOC7B/MTIOC7B\#I GTIOC6A/GTIOC9A GTIOC6A\#/GTIOC9A\# |  |  |  |  |
| 48 |  | P92 |  | MTIOC6D/MTIOC6D\#I GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\# |  |  |  |  |

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (3/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 |  | P91 |  | MTIOC7C/MTIOC7C\#/ GTIOC5B/GTIOC8B/ GTIOC5B\#/GTIOC8B\# |  |  |  |  |
| 50 |  | P90 |  | MTIOC7D/MTIOC7D\#I GTIOC6B/GTIOC9B/ GTIOC6B\#/GTIOC9B\# |  |  |  |  |
| 51 |  | P76 | D0 [A0/D0] | MTIOC4D/MTIOC4D\#I GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\# |  |  |  |  |
| 52 |  | P75 | D1 [A1/D1] | MTIOC4C/MTIOC4C\#I GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\# |  |  |  |  |
| 53 |  | P74 | D2 [A2/D2] | MTIOC3D/MTIOC3D\#I GTIOCOB/GTIOC4B/ GTIOC0B\#/GTIOC4B\# |  |  |  |  |
| 54 |  | P73 | D3 [A3/D3] | MTIOC4B/MTIOC4B\#I GTIOC2A/GTIOC6A/ GTIOC2A\#/GTIOC6A\# |  |  |  |  |
| 55 |  | P72 | D4 [A4/D4] | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\# |  |  |  |  |
| 56 |  | P71 | D5 [A5/D5] | MTIOC3B/MTIOC3B\#I GTIOCOA/GTIOC4A/ GTIOC0A\#/GTIOC4A\# |  |  |  |  |
| 57 |  | P70 | D6 [A6/D6] | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POEO\# | CTS9\#/RTS9\#/SS9\# | IRQ5-DS |  |  |
| 58 |  | P33 | D7 [A7/D7] | MTIOC3A/MTCLKA/ MTIOC3A\#/MTCLKA\#I GTIOC3B/GTIOC3B\#/ TMOO | SSLA3 | IRQ13-DS |  |  |
| 59 |  | P32 | D8 [A8/D8] | MTIOC3C/MTCLKB/ MTIOC3C\#/MTCLKB\#I GTIOC3A/GTIOC3A\#I TMO6 | SSLA2 | IRQ12-DS |  |  |
| 60 | VCC |  |  |  |  |  |  |  |
| 61 |  | P31 | D9 [A9/D9] | MTIOCOA/MTCLKC/ MTIOCOA\#/MTCLKC\#/ TMRI6 | SSLA1 | IRQ6 |  |  |
| 62 | VSS |  |  |  |  |  |  |  |
| 63 |  | P30 | D10 [A10/D10] | MTIOCOB/MTCLKD/ MTIOCOB\#/MTCLKD\#/ TMCI6 | SCK8/CTS8\#/RTS8\#/ SS8\#/SSLA0 | IRQ7 |  | COMP3 |
| 64 |  | P27 | CS3 | MTIOC1A/MTIOC0C/ MTIOC1A\#I MTIOC0C\#/POE9\# |  | IRQ15 |  |  |
| 65 |  | P24 | D11 [A11/D11] | MTIC5U/MTIC5U\#I TMCI2/TMO6 | CTS8\#/RTS8\#/SS8\#I SCK8/RSPCKA | IRQ4 |  | COMP0 |
| 66 |  | P23 | D12 [A12/D12] | MTIC5V/MTIC5V\#I TMO2/CACREF | $\begin{aligned} & \hline \text { TXD8/SMOSI8/SSDA8/ } \\ & \text { TXD12/SMOSI12/ } \\ & \text { SSDA12/TXDX12/ } \\ & \text { SIOX12/MOSIA/CTX0 } \end{aligned}$ | IRQ11 |  | COMP1 |
| 67 |  | P22 | D13 [A13/D13] | MTIC5W/MTCLKD/ MTIC5W\#/MTCLKD\#/ MTIOC9B/TMRI2/ TMO4 | $\begin{array}{\|l} \hline \text { RXD8/SMISO8/SSCL8/ } \\ \text { RXD12/SMISO12/ } \\ \text { SSCL12/RXDX12/ } \\ \text { MISOA/CRX0 } \end{array}$ | IRQ10 |  | ADTRG2\#/ COMP2 |
| 68 |  | P21 | D14 [A14/D14] | MTIOC9A/MTCLKA/ MTIOC9A\#/MTCLKA\#I TMCI4 | $\begin{array}{\|l} \text { TXD8/SMOSI8/SSDA8/ } \\ \text { TXD12/SMOSI12/ } \\ \text { SSDA12/TXDX12/ } \\ \text { SIOX12/MOSIA } \end{array}$ | IRQ6-DS | AN217 | ADTRG1\#/ COMP5 |
| 69 |  | P20 | D15 [A15/D15] | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4 | CTS8\#/RTS8\#/SS8\#I SCK8/RSPCKA | IRQ7-DS | AN216 | ADTRG0\#I COMP4 |

Table 1.7 List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (4/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 |  | P65 | A12 |  |  | IRQ9 | AN211/ <br> CMPC53/ <br> DA1 |  |
| 71 |  | P64 | A13 |  |  | IRQ8 | AN210/ <br> CMPC33/ <br> DAO |  |
| 72 | AVCC2 |  |  |  |  |  |  |  |
| 73 | AVSS2 |  |  |  |  |  |  |  |
| 74 |  | P63 | A12/A14 |  |  | IRQ7 | AN209/ CMPC23 |  |
| 75 |  | P62 | A13/A15 |  |  | IRQ6 | AN208/ CMPC43 |  |
| 76 |  | P61 | A14/A16 |  |  | IRQ5 | AN207/ CMPC13 |  |
| 77 |  | P60 | A15/A17 |  |  | IRQ4 | AN206/ CMPC03 |  |
| 78 |  | P55 | A16/A18 |  |  | IRQ3 | AN203/ CMPC32 |  |
| 79 |  | P54 | A17/A19 |  |  | IRQ2 | $\begin{array}{\|l\|} \hline \text { AN202/ } \\ \text { CMPC22 } \end{array}$ |  |
| 80 |  | P53 | A18/A20 |  |  | IRQ1 | AN201/ CMPC12 |  |
| 81 |  | P52 |  |  |  | IRQ0 | AN200/ CMPC02 |  |
| 82 |  | P47 |  |  |  |  | AN103 |  |
| 83 |  | P46 |  |  |  |  | AN102/ <br> CMPC50/ <br> CMPC51 |  |
| 84 |  | P45 |  |  |  |  | AN101/ CMPC40/ CMPC41 |  |
| 85 |  | P44 |  |  |  |  | AN100/ CMPC30/ CMPC31 |  |
| 86 |  | PH4 |  |  |  |  | AN107/ PGAVSS1 |  |
| 87 |  | P43 |  |  |  |  | AN003 |  |
| 88 |  | P42 |  |  |  |  | AN002/ <br> CMPC20/ <br> CMPC21 |  |
| 89 |  | P41 |  |  |  |  | AN001/ CMPC10/ CMPC11 |  |
| 90 |  | P40 |  |  |  |  | ANOOO/ CMPC00/ CMPC01 |  |
| 91 |  | PH0 |  |  |  |  | AN007/ PGAVSSO |  |
| 92 | AVCC1 |  |  |  |  |  |  |  |
| 93 | AVCC0 |  |  |  |  |  |  |  |
| 94 | AVSS0 |  |  |  |  |  |  |  |
| 95 | AVSS1 |  |  |  |  |  |  |  |
| 96 |  | P82 | ALE/WAIT\# | MTIC5U/MTIC5U\#I TMO4 | SCK6/SCK12 | IRQ3 |  | COMP5 |
| 97 |  | P81 | CS2\# | MTIC5V/MTIC5V\#I TMCl4 | $\begin{aligned} & \hline \text { TXD6/SMOSI6/SSDA6/ } \\ & \text { TXD12/SMOSI12/ } \\ & \text { SSDA12/TXDX12/ } \\ & \text { SIOX12 } \end{aligned}$ |  |  | COMP4 |

Table $1.7 \quad$ List of Pin and Pin Functions (100-pin with PGA pseudo-differential input and without USB pin) (5/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98 |  | P80 | CS1\# | MTIC5W/MTIC5W\#I TMRI4 | RXD6/SMISO6/SSCL6/ RXD12/SMISO12/ SSCL12/RXDX12 | IRQ5 |  | COMP3 |
| 99 |  | P11 | RD\# | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#/ MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B\#/ GTETRGC/TMO3/ POE9\# |  | IRQ1-DS |  |  |
| 100 |  | P10 |  | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#/ GTETRGB/GTETRGD/ TMRI3/POE12\# | CTS6\#/RTS6\#/SS6\# | IRQ0-DS |  |  |

### 1.6.4 100-Pin LFQFP (without PGA pseudo-differential input and without USB pin)

Table 1.8 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (1/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | PE5 | BCLK | MTIOC9D/MTIOC9D\#I GTIOC3A/GTETRGB/ GTIOC3A\#/GTETRGD | SCK9/CTS9\#/RTS9\#I SS9\# | IRQ0 |  | ADST0 |
| 2 | EMLE |  |  |  |  |  |  |  |
| 3 | VSS |  |  |  |  |  |  |  |
| 4 | UB | P00 | A11 | MTIOC9A/MTIOC9A\#I CACREF | RXD9/SMISO9/SSCL9/ RXD12/SMISO12/ SSCL12/RXDX12 | IRQ2 |  | ADST1/ COMPO |
| 5 | VCL |  |  |  |  |  |  |  |
| 6 | MD/FINED |  |  |  |  |  |  |  |
| 7 |  | P01 | A10 | MTIOC9C/MTIOC9C\#/ GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE12\# | TXD9/SMOSI9/SSDA9/ <br> TXD12/SMOSI12/ <br> SSDA12/TXDX12/ <br> SIOX12 | IRQ4 |  | ADST2/ COMP1 |
| 8 |  | PE4 | A9 | MTCLKC/MTCLKC\#I GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE10\# | SCK9 | IRQ1 |  |  |
| 9 |  | PE3 | A8 | MTCLKD/MTCLKD\#I GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE11\# | CTS9\#/RTS9\#/SS9\# | IRQ2-DS |  |  |
| 10 | RES\# |  |  |  |  |  |  |  |
| 11 | XTAL | P37 |  |  |  |  |  |  |
| 12 | VSS |  |  |  |  |  |  |  |
| 13 | EXTAL | P36 |  |  |  |  |  |  |
| 14 | VCC |  |  |  |  |  |  |  |
| 15 |  | PE2 |  | POE10\# |  | NMI |  |  |
| 16 |  | PE1 | WR0\#/WR\# | MTIOC9D/MTIOC9D\#I TMO5 | CTS5\#/RTS5\#/SS5\#/ CTS12\#IRTS12\#I SS12\#/SSLA3 | IRQ15 |  |  |
| 17 |  | PE0 | WR1\#/BC1\#I WAIT\# | MTIOC9B/MTIOC9B\#/ TMCI1/TMCI5 | RXD5/SMISO5/SSCL5/ SSLA2/CRX0 | IRQ7 |  |  |
| 18 | TRST\# | PD7 |  | MTIOC9A/MTIOC9A\#I GTIOCOA/GTIOC3A/ GTIOC0A\#/GTIOC3A\#/ TMRI1/TMRI5 | TXD5/SMOSI5/SSDA5/ SSLA1/CTX0 | IRQ8 |  |  |
| 19 | TMS | PD6 |  | MTIOC9C/MTIOC9C\#I GTIOCOB/GTIOC3B/ GTIOC0B\#/GTIOC3B\#/ TMO1 | CTS1\#/RTS1\#/SS1\#/ CTS11\#/RTS11\#/ SS11\#/SSLA0 | IRQ5 |  | ADST0 |
| 20 | TDI | PD5 |  | GTIOC1A/GTETRGA/ GTIOC1A\#/TMRI0/ TMRI6 | RXD1/SMISO1/SSCL1/ RXD11/SMISO11/ SSCL11 | IRQ6 |  |  |
| 21 | TCK | PD4 |  | GTIOC1B/GTETRGB/ GTIOC1B\#/TMCI0/ TMCI6 | SCK1/SCK11 | IRQ2 |  |  |
| 22 | TDO | PD3 |  | GTIOC2A/GTETRGC/ GTIOC2A\#/TMOO | TXD1/SMOSI1/SSDA1/ TXD11/SMOSI11/ SSDA11 |  |  |  |
| 23 | TRCLK | PD2 | A7 | GTIOC2B/GTIOCOA/ GTIOC2B\#/GTIOCOA\#I TMCI1/TMO4 | SCK5/SCK8/MOSIA |  |  |  |
| 24 | TRDATA3 | PD1 | A6 | GTIOC3A/GTIOCOB/ GTIOC3A\#/GTIOCOB\#I TMO2 | RXD8/SMISO8/SSCL8/ MISOA |  |  |  |

Table $1.8 \quad$ List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (2/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 | TRDATA2 | PDO | A5 | GTIOC3B/GTIOC1A/ GTIOC3B\#/GTIOC1A\#I TMO6 | TXD8/SMOSI8/SSDA8/ RSPCKA |  |  |  |
| 26 | TRDATA1 | PB7 | A4 | GTIOC1B/GTIOC1B\# | SCK5/SCK11/SCK12 |  |  |  |
| 27 | TRDATA0 | PB6 | A3 | GTIOC2A/GTIOC2A\# | RXD5/SMISO5/SSCL5/ RXD11/SMISO11/ SSCL11/RXD12/ SMISO12/SSCL12/ RXDX12/CRX0 | IRQ2 |  |  |
| 28 | TRSYNC | PB5 | A2 | GTIOC2B/GTIOC2B\# | TXD5/SMOSI5/SSDA5/ <br> TXD11/SMOSI11/ SSDA11/TXD12/ SMOSI12/SSDA12/ TXDX12/SIOX12/CTX0 |  |  |  |
| 29 | VCC |  |  |  |  |  |  |  |
| 30 |  | PB4 | A1 | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE8\# | CTS5\#/RTS5\#/SS5\#/ SCK11/CTS11\#I RTS11\#/SS11\# | IRQ3-DS |  |  |
| 31 | VSS |  |  |  |  |  |  |  |
| 32 |  | PB3 | A7 | MTIOCOA/MTIOCOA\#I CACREF | SCK6/RSPCKA | IRQ9 |  |  |
| 33 |  | PB2 | A6 | MTIOCOB/MTIOCOB\#I GTADSMO/TMRIO | $\begin{aligned} & \text { TXD6/SMOSI6/SSDA6/ } \\ & \text { SDA0 } \end{aligned}$ |  |  | ADSM0 |
| 34 |  | PB1 | A5 | MTIOCOC/MTIOCOC\#I GTADSM1/TMCI0 | $\begin{aligned} & \text { RXD6/SMISO6/SSCL6/ } \\ & \text { SCL0 } \end{aligned}$ | IRQ4 |  | ADSM1 |
| 35 |  | PB0 | A0/A4/BC0\# | MTIOCOD/MTIOCOD\#I TMOO | TXD6/SMOSI6/SSDA6/ CTS11\#/RTS11\#/ SS11\#/MOSIA | IRQ8 |  | ADTRG2\# |
| 36 |  | PA5 | A3 | MTIOC1A/MTIOC1A\#I TMCI3 | RXD6/SMISO6/SSCL6/ RXD8/SMISO8/SSCL8/ MISOA | IRQ1 |  | ADTRG1\# |
| 37 |  | PA4 | A2 | MTIOC1B/MTIOC1B\#/ TMCI7 | SCK6/TXD8/SMOSI8/ SSDA8/RSPCKA |  |  | ADTRG0\# |
| 38 |  | PA3 | A1 | MTIOC2A/MTIOC2A\#I GTADSM0/TMRI7 | $\begin{aligned} & \text { TXD9/SMOSI9/SSDA9/ } \\ & \text { SCK8/SSLA0 } \end{aligned}$ |  |  |  |
| 39 |  | PA2 | A0/BCO\# | MTIOC2B/MTIOC2B\#/ GTADSM1/TMO7 | CTS6\#/RTS6\#/SS6\#I RXD9/SMISO9/SSCL9/ SCK11/SSLA1 |  |  |  |
| 40 |  | PA1 |  | MTIOC6A/MTIOC6A\#I TMO4 | TXD9/SMOSI9/SSDA9/ RXD11/SMISO11/ SSCL11/SSLA2/CRX0 | IRQ14-DS |  | ADTRG0\# |
| 41 |  | PA0 |  | MTIOC6C/MTIOC6C\#I TMO2 | SCK9/TXD11/SMOSI11/ SSDA11/SSLA3/CTX0 |  |  |  |
| 42 | VCC |  |  |  |  |  |  |  |
| 43 |  | P96 | CSO\#/WAIT\# | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POE4\# | CTS8\#/RTS8\#/SS8\# | IRQ4-DS |  |  |
| 44 | VSS |  |  |  |  |  |  |  |
| 45 |  | P95 |  | MTIOC6B/MTIOC6B\#I GTIOC4A/GTIOC7A/ GTIOC4A\#/GTIOC7A\# |  |  |  |  |
| 46 |  | P94 |  | MTIOC7A/MTIOC7A\#I GTIOC5A/GTIOC8A/ GTIOC5A\#/GTIOC8A\# |  |  |  |  |
| 47 |  | P93 |  | MTIOC7B/MTIOC7B\#I GTIOC6A/GTIOC9A/ GTIOC6A\#/GTIOC9A\# |  |  |  |  |
| 48 |  | P92 |  | MTIOC6D/MTIOC6D\#I GTIOC4B/GTIOC7B/ GTIOC4B\#/GTIOC7B\# |  |  |  |  |

Table 1.8 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (3/5)

| Pin Number 100-Pin LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 |  | P91 |  | MTIOC7C/MTIOC7C\#I GTIOC5B/GTIOC8B/ GTIOC5B\#/GTIOC8B\# |  |  |  |  |
| 50 |  | P90 |  | MTIOC7D/MTIOC7D\#I GTIOC6B/GTIOC9B/ GTIOC6B\#/GTIOC9B\# |  |  |  |  |
| 51 |  | P76 | D0 [A0/D0] | MTIOC4D/MTIOC4D\#I GTIOC2B/GTIOC6B/ GTIOC2B\#/GTIOC6B\# |  |  |  |  |
| 52 |  | P75 | D1 [A1/D1] | MTIOC4C/MTIOC4C\#I GTIOC1B/GTIOC5B/ GTIOC1B\#/GTIOC5B\# |  |  |  |  |
| 53 |  | P74 | D2 [A2/D2] | MTIOC3D/MTIOC3D\#I GTIOCOB/GTIOC4B/ GTIOC0B\#/GTIOC4B\# |  |  |  |  |
| 54 |  | P73 | D3 [A3/D3] | MTIOC4B/MTIOC4B\#I GTIOC2A/GTIOC6A GTIOC2A\#/GTIOC6A\# |  |  |  |  |
| 55 |  | P72 | D4 [A4/D4] | MTIOC4A/MTIOC4A\#I GTIOC1A/GTIOC5A/ GTIOC1A\#/GTIOC5A\# |  |  |  |  |
| 56 |  | P71 | D5 [A5/D5] | MTIOC3B/MTIOC3B\#I GTIOC0A/GTIOC4A/ GTIOC0A\#/GTIOC4A\# |  |  |  |  |
| 57 |  | P70 | D6 [A6/D6] | GTETRGA/GTETRGB/ GTETRGC/GTETRGD/ POEO\# | CTS9\#/RTS9\#/SS9\# | IRQ5-DS |  |  |
| 58 |  | P33 | D7 [A7/D7] | MTIOC3A/MTCLKA/ MTIOC3A\#/MTCLKA\#I GTIOC3B/GTIOC3B\#I TMO0 | SSLA3 | IRQ13-DS |  |  |
| 59 |  | P32 | D8 [A8/D8] | MTIOC3C/MTCLKB/ MTIOC3C\#/MTCLKB\#/ GTIOC3A/GTIOC3A\#I TMO6 | SSLA2 | IRQ12-DS |  |  |
| 60 | VCC |  |  |  |  |  |  |  |
| 61 |  | P31 | D9 [A9/D9] | MTIOCOA/MTCLKC/ MTIOCOA\#/MTCLKC\#/ TMRI6 | SSLA1 | IRQ6 |  |  |
| 62 | VSS |  |  |  |  |  |  |  |
| 63 |  | P30 | D10 [A10/D10] | MTIOCOB/MTCLKD/ MTIOCOB\#/MTCLKD\#/ TMCI6 | SCK8/CTS8\#/RTS8\#/ SS8\#/SSLA0 | IRQ7 |  | COMP3 |
| 64 |  | P24 | D11 [A11/D11] | MTIC5U/MTIC5U\#/ TMCI2/TMO6 | CTS8\#/RTS8\#/SS8\#I SCK8/RSPCKA | IRQ4 |  | COMP0 |
| 65 |  | P23 | D12 [A12/D12] | MTIC5V/MTIC5V\#/ TMO2/CACREF | $\begin{aligned} & \text { TXD8/SMOSI8/SSDA8/ } \\ & \text { TXD12/SMOSI12/ } \\ & \text { SSDA12/TXDX12/ } \\ & \text { SIOX12/MOSIA/CTX0 } \end{aligned}$ | IRQ11 |  | COMP1 |
| 66 |  | P22 | D13 [A13/D13] | MTIC5W/MTCLKD/ MTIC5W\#/MTCLKD\#/ MTIOC9B/TMRI2/ TMO4 | $\begin{aligned} & \text { RXD8/SMISO8/SSCL8/ } \\ & \text { RXD12/SMISO12/ } \\ & \text { SSCL12/RXDX12/ } \\ & \text { MSOA/CRX0 } \end{aligned}$ | IRQ10 |  | ADTRG2\#/ COMP2 |
| 67 |  | P21 | D14 [A14/D14] | MTIOC9A/MTCLKA/ MTIOC9A\#/MTCLKA\#I TMCI4 | $\begin{aligned} & \text { TXD8/SMOSI8/SSDA8/ } \\ & \text { TXD12/SMOSI12/ } \\ & \text { SSDA12/TXDX12/ } \\ & \text { SIOX12/MOSIA } \end{aligned}$ | IRQ6-DS | AN217 | ADTRG1\#/ COMP5 |
| 68 |  | P20 | D15 [A15/D15] | MTIOC9C/MTCLKB/ MTIOC9C\#/MTCLKB\#/ TMRI4 | CTS8\#/RTS8\#/SS8\#I SCK8/RSPCKA | IRQ7-DS | AN216 | ADTRG0\#I COMP4 |
| 69 |  | P65 | A12 |  |  | IRQ9 | AN211/ <br> CMPC53/ <br> DA1 |  |

Table $1.8 \quad$ List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (4/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 70 |  | P64 | A13 |  |  | IRQ8 | AN210/ <br> CMPC33/ <br> DAO |  |
| 71 | AVCC2 |  |  |  |  |  |  |  |
| 72 | AVCC2 |  |  |  |  |  |  |  |
| 73 | AVSS2 |  |  |  |  |  |  |  |
| 74 |  | P63 | A12/A14 |  |  | IRQ7 | $\begin{aligned} & \text { AN209/ } \\ & \text { CMPC23 } \end{aligned}$ |  |
| 75 |  | P62 | A13/A15 |  |  | IRQ6 | $\begin{aligned} & \text { AN208/ } \\ & \text { CMPC43 } \end{aligned}$ |  |
| 76 |  | P61 | A14/A16 |  |  | IRQ5 | $\begin{aligned} & \text { AN207I } \\ & \text { CMPC13 } \end{aligned}$ |  |
| 77 |  | P60 | A15/A17 |  |  | IRQ4 | $\begin{aligned} & \text { AN206/ } \\ & \text { CMPC03 } \end{aligned}$ |  |
| 78 |  | P55 | A16/A18 |  |  | IRQ3 | $\begin{aligned} & \text { AN203/ } \\ & \text { CMPC32 } \end{aligned}$ |  |
| 79 |  | P54 | A17/A19 |  |  | IRQ2 | $\begin{array}{\|l\|l} \text { AN202/ } \\ \text { CMPC22 } \end{array}$ |  |
| 80 |  | P53 | A18/A20 |  |  | IRQ1 | AN201/ CMPC12 |  |
| 81 |  | P52 |  |  |  | IRQ0 | $\begin{array}{\|l\|} \hline \text { AN200/ } \\ \text { CMPC02 } \end{array}$ |  |
| 82 |  | P51 |  |  |  |  | AN205/ CMPC52 |  |
| 83 |  | P50 |  |  |  |  | $\begin{aligned} & \text { AN204/ } \\ & \text { CMPC42 } \end{aligned}$ |  |
| 84 |  | P47 |  |  |  |  | AN103 |  |
| 85 |  | P46 |  |  |  |  | AN102/ CMPC50/ CMPC51 |  |
| 86 |  | P45 |  |  |  |  | AN101/ <br> CMPC40/ <br> CMPC41 |  |
| 87 |  | P44 |  |  |  |  | AN100/ CMPC30/ CMPC31 |  |
| 88 |  | P43 |  |  |  |  | AN003 |  |
| 89 |  | P42 |  |  |  |  | AN002/ CMPC20/ CMPC21 |  |
| 90 |  | P41 |  |  |  |  | AN001/ <br> CMPC10/ <br> CMPC11 |  |
| 91 |  | P40 |  |  |  |  | ANOOO/ CMPC00/ CMPC01 |  |
| 92 | AVCC1 |  |  |  |  |  |  |  |
| 93 | AVCCO |  |  |  |  |  |  |  |
| 94 | AVSS0 |  |  |  |  |  |  |  |
| 95 | AVSS1 |  |  |  |  |  |  |  |
| 96 |  | P82 | ALE/WAIT\# | $\begin{aligned} & \text { MTIC5U/MTIC5U\#/ } \\ & \text { TMO4 } \end{aligned}$ | SCK6/SCK12 | IRQ3 |  | COMP5 |
| 97 |  | P81 | CS2\# | $\begin{aligned} & \text { MTIC5V/MTIC5V\#/ } \\ & \text { TMCI4 } \end{aligned}$ | TXD6/SMOSI6/SSDA6/ TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12 |  |  | COMP4 |

Table 1.8 List of Pin and Pin Functions (100-pin without PGA pseudo-differential input and without USB pin) (5/5)

| Pin <br> Number <br> 100-Pin <br> LFQFP | Power Supply Clock System Control | I/O Port | Bus | Timer <br> (MTU, GPTW, TMR, POE, POEG, CAC) | Communications <br> (SCI, RSPI, RIIC, CAN) | Interrupt <br> (IRQ, NMI) | Analog | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98 |  | P80 | CS1\# | MTIC5W/MTIC5W\#I TMRI4 | RXD6/SMISO6/SSCL6/ RXD12/SMISO12/ SSCL12/RXDX12 | IRQ5 |  | COMP3 |
| 99 |  | P11 | RD\# | MTIOC3A/MTCLKC/ MTIOC3A\#/MTCLKC\#/ MTIOC9D/GTIOC3B/ GTETRGA/GTIOC3B\#/ GTETRGC/TMO3/ POE9\# |  | IRQ1-DS |  |  |
| 100 |  | P10 |  | MTIOC9B/MTCLKD/ MTIOC9B\#/MTCLKD\#/ GTETRGB/GTETRGD/ TMRI3/POE12\# | CTS6\#/RTS6\#/SS6\# | IRQ0-DS |  |  |

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2.1 Absolute Maximum Rating
Conditions: VSS = VSS_USB = AVSSO = AVSS1 = AVSS2 $=0 \mathrm{~V}$

| Item |  |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage*1 |  |  | VCC | -0.3 to +6.5 | V |
| USB power supply voltage*1 |  |  | VCC_USB | -0.3 to +6.5 |  |
| Analog power supply voltage*1 |  |  | AVCC0, AVCC1, | -0.3 to +6.5 |  |
| Input voltage | PB1, PB2, PC0, and PD2 |  | $\mathrm{V}_{\text {in }}$ | -0.3 to +6.5 |  |
|  | P40 to P42, P44 to P46, PH0, and PH4 | With negative input enabled*2 |  | -1.0 to AVCC1 + 0.3 (up to 6.5) |  |
|  |  | With negative input disabled |  | -0.3 to AVCC1 + 0.3 (up to 6.5) |  |
|  | P43, P47, PH1 to PH3, and PH5 to PH7 |  |  | -0.3 to AVCC1 + 0.3 (up to 6.5) |  |
|  | P50 to P55, and P60 to P65 |  |  | -0.3 to AVCC2 + 0.3 (up to 6.5) |  |
|  | USB0_DP, USB0_DM |  |  | -0.3 to VCC_USB + 0.3 (up to 6.5) |  |
|  | Other than above |  |  | -0.3 to VCC +0.3 (up to 6.5) |  |
| Junction temperature |  | D version | $\mathrm{T}_{\mathrm{j}}$ | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | G version |  | -40 to +125 |  |
| Storage temperature |  |  | $\mathrm{T}_{\text {stg }}$ | -55 to +125 |  |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.
Note 1. Insert capacitors with good frequency characteristics between each power supply pin and the ground. Specifically, place capacitors with a value around $0.1 \mu \mathrm{~F}$ as close as possible to every power supply pin, and use the shortest and thickest possible traces.
Note 2. When VOLSR.PGAVLS $=0$ and ADPGADCR0.PxDEN $=1(x=000,001,002,100,101,102)$.

### 2.2 Recommended operating conditions

Table 2.2 Recommended operating conditions (1)

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  |  | VCC*1 | 2.7 | - | 5.5 | V |
|  |  |  | VSS | - | 0 | - |  |
| USB power supply voltage*2 |  | When USB in use | VCC_USB*1 | 3.0 | - | 3.6 |  |
|  |  | VSS_USB | - | 0 | - |  |
|  |  | When USB not in use | VCC_USB | - | VCC | - |  |
|  |  | VSS_USB | - | VSS | - |  |
| Analog power supply voltage*3 |  |  | AVCC0, AVCC1, AVCC2*1 | 3.0 | - | 5.5 |  |
|  |  |  | AVSS0, AVSS1, AVSS2 | - | 0 | - |  |
| Input voltage | PB1, PB2, PC0, and PD2 |  | $\mathrm{V}_{\text {in }}$ | -0.3 | - | 5.8 |  |
|  | P40 to P42, and P44 to P46 |  |  | With negative input enabled*4 | -1.0 | - |  | AVCC1 + 0.3 |
|  |  | With negative input disabled |  | -0.3 | - |  |  |
|  | PH0, PH4 | With negative input enabled*4 |  | -0.5 | - | AVCC1 + 0.3 |  |  |
|  |  | With negative input disabled |  | -0.3 | - |  |  |  |
|  | P43, P47, PH1 to PH3, and PH5 to PH7 |  |  | -0.3 | - | AVCC1 + 0.3 |  |  |
|  | P50 to P55, and P60 to P65 |  |  | -0.3 | - | AVCC2 + 0.3 |  |  |
|  | USB0_DP, USB0_DM |  |  | -0.3 | - | VCC_USB + 0.3 |  |  |
|  | Other than above |  |  | -0.3 | - | $\mathrm{VCC}+0.3$ |  |  |
| Operating temperature | D version |  | $\mathrm{T}_{\mathrm{opr}}$ | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |  |
|  | G version |  |  | -40 | - | 105 |  |  |

Note 1. Comply with the following voltage condition: VCC_USB $\leq \mathrm{VCC} \leq \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2$
Note 2. When the USB interface is not to be used, connect VCC_USB to VCC and VSS_USB to VSS, and set VOLSR.USBVON=0.
Note 3. When not using any of the12-bit A/D converter (unit 0 to $\overline{2}$ ), 12-bit D/A converter, comparator C , or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 39.6.10, Voltage Range of Analog Power Supply Pins in the User's Manual: Hardware.

Note 4. When VOLSR.PGAVLS $=0$ and ADPGADCR0.PxDEN $=1(x=000,001,002,100,101,102)$.
Table 2.3 Recommended operating conditions (2)

| Item | Symbol | Value |
| :---: | :---: | :---: |
| Decoupling capacitance for stabilizing the internal voltage | $\mathrm{C}_{\mathrm{VCL}}$ | $0.47 \mu \mathrm{~F} \pm 30 \% * 1$ |

Note 1. Use a multilayer ceramic capacitor with a nominal capacitance of $0.47 \mu \mathrm{~F}$, for which the sum of the capacitance tolerance and change in the capacitance under the usage conditions will be no greater than $\pm 30 \%$.

### 2.3 DC Characteristics

Table 2.4 DC Characteristics (1)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS̄0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$



Table 2.5 DC Characteristics (2)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ _USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V ,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level output voltage | P43, P47, PH1 to PH3, and PH5 to PH7 | $\mathrm{V}_{\mathrm{OH}}$ | AVCC1 - 0.5 | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  | P50 to P55, and P60 to P65 |  | AVCC2 - 0.5 | - | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  | P90 to P95, P71 to P76, P81, PB5, and PD3 |  | VCC - 1.0 | - | - |  | $\mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA}$ <br> (when the large current output is set) |
|  | Other than above |  | VCC - 0.5 | - | - |  | $\mathrm{l}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
| Low-level output voltage | P43, P47, PH1 to PH3, and PH5 to PH7 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.5 |  | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  | P50 to P55, and P60 to P65 |  | - | - | 0.5 |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  | P90 to P95, P71 to P76, P81, PB5, and PD3 |  | - | - | 1.0 |  | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ <br> (when the large current output is set) |
|  | RIIC pins |  | - | - | 0.4 |  | $\mathrm{I}_{\mathrm{OL}}=3.0 \mathrm{~mA}$ |
|  |  |  | - | - | 0.6 |  | $\mathrm{l}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ |
|  | Other than above |  | - | - | 0.5 |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
| Input leakage current | RES\#, MD pin, PE2, and EMLE*1 | $\left\|l_{\text {in }}\right\|$ | - | - | 1.0 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {in }}=0 \mathrm{~V} \\ & V_{\text {in }}=V C C \end{aligned}$ |
|  | P40 to P42, and P44 to P46 |  | - | - | 1.0 |  | $\begin{aligned} & \mathrm{V}_{\text {in }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=A V C C 1 \end{aligned}$ |
|  | PH 0 and PH4 |  | - | - | 1.0 |  | $\begin{aligned} & \mathrm{V}_{\text {in }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{in}}=\text { AVCC1 } \\ & \text { VOLSR.PGAVLS }=1 \end{aligned}$ |
| Three-state leakage current (off state) | RIIC pins | $\left\|I_{\text {TSI }}\right\|$ | - | - | 5.0 |  | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |
|  | Other than above |  | - | - | 1.0 |  | $V_{\text {in }}=\mathrm{VCC}$ |
| Input pull-up resistors | P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65 | $\mathrm{R}_{\mathrm{PU}}$ | 10 | - | 100 | k $\Omega$ | $\begin{aligned} & \mathrm{AVCC} 1=\mathrm{AVCC2}= \\ & 3.0 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |
|  | Pins other than those above and PE2 |  | 10 | - | 100 |  | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {in }}=0 \mathrm{~V} \end{aligned}$ |
| Input pull-down resistors | EMLE | $\mathrm{R}_{\mathrm{PD}}$ | 10 | - | 100 |  | $\mathrm{V}_{\text {in }}=\mathrm{VCC}=\mathrm{AVCC}$ |
| Input capacitance | RIIC pins, PH0, and PH4 | $\mathrm{C}_{\text {in }}$ | - | - | 16 | pF | $\mathrm{V}_{\text {bias }}=0 \mathrm{~V}$ |
|  | USB0_DP, and USB0_DM pins |  | - | - | 16 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{amp}}=20 \mathrm{mV} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
|  | Other than above |  | - | - | 8 |  |  |
| Output voltage of the VCL pin |  | $\mathrm{V}_{\mathrm{CL}}$ | - | 1.25 | - | V |  |

Note 1. The input leakage current value at the EMLE pin is only when $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$.

Table 2.6 DC Characteristics (3) (D version)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSSO $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  |  | Symbol | D version |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Supply current*1 | Normal operating mode | Full operation*2 |  |  | $\mathrm{I}_{\mathrm{CC}}{ }^{* 3}$ | - | - | 123 | mA | $\begin{aligned} & I C L K=200 \mathrm{MHz} \\ & \text { PCLKA }=100 \mathrm{MHz} \\ & \text { PCLKB }=50 \mathrm{MHz} \\ & \text { PCLKC }=200 \mathrm{MHz} \\ & \text { PCLKD }=50 \mathrm{MHz} \\ & \text { FCLK }=50 \mathrm{MHz} \\ & \text { BCLK }=50 \mathrm{MHz} \\ & \text { BCLK pin }=25 \mathrm{MHz} \end{aligned}$ |
|  |  | Normal operation | Peripheral module clocks are supplied*4 | - |  | 28 | - |  |  |  |
|  |  |  | Peripheral module clocks are stopped *4, *5 | - |  | 16 | - |  |  |  |
|  |  | CoreMark | Peripheral module clocks are stopped *4, *5 | - |  | 27 | - |  |  |  |
|  |  | Sleep mode: Peripheral module clocks are supplied*4 |  | - |  | 23 | 48 |  |  |  |
|  |  | All module clock stop mode (reference value) |  | - |  | 10.9 | 34 |  |  |  |
|  |  | Increase current by BGO operation*6 |  | - |  | 14 | - |  |  |  |
|  |  | Increase current by operating Trusted Secure IP |  | - |  | 3.9 | 5.3 |  |  |  |
|  | Software standby mode <br> Deep software standby mode |  |  | - |  | 0.9 | 13.9 | VOLSR.PGAVLS = 1 |  |  |
|  |  |  |  | - |  | 15 | 21 | $\mu \mathrm{A}$ | VOLSR.PGAVLS = 1 |  |

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).
Note 3. $\mathrm{I}_{\mathrm{CC}}$ depends on f (ICLK) as follows.
(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 8: 4:2:8:2:2:1 and EXTAL = 20 MHz )

- D version product
$I_{C C}$ Max. $=0.51 \times f+21$ (full operation in normal operating mode)
$I_{\text {CC }}$ Typ. $=0.115 \times f+5$ (normal operation in normal operating mode)
$I_{\text {CC }}$ Max. $=0.135 \times f+21$ (sleep mode)
Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.
Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 2.7 DC Characteristics (3) (G version)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSSO $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  |  | Symbol | G version |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Supply current*1 |  | Full operation*2 |  |  | $\mathrm{I}_{\mathrm{CC}}{ }^{* 3}$ | - | - | 136 | mA | $\begin{aligned} & I C L K=200 \mathrm{MHz} \\ & \text { PCLKA }=100 \mathrm{MHz} \\ & \text { PCLKB }=50 \mathrm{MHz} \\ & \text { PCLKC }=200 \mathrm{MHz} \\ & \text { PCLKD }=50 \mathrm{MHz} \\ & \text { FCLK }=50 \mathrm{MHz} \\ & \text { BCLK }=50 \mathrm{MHz} \\ & \text { BCLK pin }=25 \mathrm{MHz} \end{aligned}$ |
|  |  | Normal operation | Peripheral module clocks are supplied*4 | - |  | 28 | - |  |  |  |
|  |  |  | Peripheral module clocks are stopped *4, *5 | - |  | 16 | - |  |  |  |
|  |  | CoreMark | Peripheral module clocks are stopped *4, *5 | - |  | 27 | - |  |  |  |
|  |  | Sleep mode: Peripheral module clocks are supplied*4 |  | - |  | 23 | 60 |  |  |  |
|  |  | All module clock stop mode (reference value) |  | - |  | 10.9 | 46 |  |  |  |
|  |  | Increase current by BGO operation*6 |  | - |  | 14 | - |  |  |  |
|  |  | Increase current by operating Trusted Secure IP |  | - |  | 3.9 | 5.3 |  |  |  |
|  | Software standby mode <br> Deep software standby mode |  |  | - |  | 0.9 | 22.1 | VOLSR.PGAVLS = 1 |  |  |
|  |  |  |  | - |  | 15 | 28 | $\mu \mathrm{A}$ | VOLSR.PGAVLS = 1 |  |

Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled.
Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations).
Note 3. $\mathrm{I}_{\mathrm{CC}}$ depends on f (ICLK) as follows.
(when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BCLK pin = 8: 4:2:8:2:2:1 and EXTAL = 20 MHz )

- G version product
$\mathrm{I}_{\text {CC }}$ Max. $=0.535 \times \mathrm{f}+29$ (full operation in normal operating mode)
$\mathrm{I}_{\mathrm{CC}}$ Typ. $=0.115 \times \mathrm{f}+5$ (normal operation in normal operating mode)
$I_{\text {CC }}$ Max. $=0.155 \times f+29$ (sleep mode)
Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D.
Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, BCLK, PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the same.
Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program.

Table 2.8 DC Characteristics (4)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSSO $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$


Table 2.9 DC Characteristics (5)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V ,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC ramp rate at power-on | At normal startup | SrVCC | 0.02 | - | 8 | ms/V |  |
|  | Voltage monitoring 0 reset enabled at startup*1, *2 |  | 0.02 | - | 20 |  |  |
| VCC ramp rate at power fluctuation |  | dt/dVCC | 1.0 | - | - |  | When VCC change exceeds VCC $\pm 10 \%$ |

Note 1. When OFS1.LVDAS $=0$.
Note 2. Settings of the OFS1 register are not read in boot mode or user boot mode, so turn on the power supply voltage with a ramp rate at normal startup.


Figure 2.1 VCC Ramp Rate at Power-On

Table 2.10 Permissible Output Currents
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_U S B=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V ,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Permissible low-level output current (average value per pin) | All output pins (except for RIIC pins, P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65) | Normal drive*1 | IOL | - | - | 2.0 | mA |
|  |  | High drive*2 |  | - | - | 2.0 |  |
|  |  | Large current output*3 |  | - | - | 15.0 |  |
|  | RIIC pins | Standard mode |  | - | - | 3 |  |
|  |  | Fast mode |  | - | - | 6 |  |
|  | P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65 |  |  | - | - | 2.0 |  |
| Permissible low-level output current (max. value per pin) | All output pins (except for RIIC pins, P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65) | Normal drive*1 |  | - | - | 4.0 |  |
|  |  | High drive*2 |  | - | - | 4.0 |  |
|  |  | Large current output*3 |  | - | - | 15.0 |  |
|  | RIIC pins | Standard mode |  | - | - | 3 |  |
|  |  | Fast mode |  | - | - | 6 |  |
|  | P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65 |  |  | - | - | 4.0 |  |
| Permissible low-level output current (total) | Total of all output pins |  | $\Sigma \mathrm{I}_{\mathrm{OL}}$ | - | - | 110 |  |
| Permissible high-level output current (average value per pin) | All output pins (except for P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65) | Normal drive*1 | IOH | - | - | -2.0 |  |
|  |  | High drive*2 |  | - | - | -2.0 |  |
|  |  | Large current output*3 |  | - | - | -5.0 |  |
|  | P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65 |  |  | - | - | -2.0 |  |
| Permissible high-level output current (max. value per pin) | All output pins (except for P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65) | Normal drive*1 |  | - | - | -4.0 |  |
|  |  | High drive*2 |  | - | - | -4.0 |  |
|  |  | Large current output*3 |  | - | - | -5.0 |  |
|  | P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65 |  |  | - | - | -4.0 |  |
| Permissible high-level output current (total) | Total of all output pins |  | $\Sigma \mathrm{I}_{\mathrm{OH}}$ | - | - | -35 |  |

Caution: To protect the LSI's reliability, the output current values should not exceed the values in this table.
Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.
Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.
Note 3. This is the value when large current output is set with a pin for which large current output ability is selectable.

Table 2.11 Standard Output Characteristics (1)
Conditions: $\mathrm{VCC}=\mathrm{AVCCO}=\mathrm{AVCC}=\mathrm{AVCC2}=5.0 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to 5.5 V ,
VSS $=$ VSS_USB $=A V S S 0=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OH}}$ | - | 4.97 | - | V | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.94 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.87 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.74 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2) |  | - | 4.98 | - |  | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.97 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.94 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.87 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 4.99 | - |  | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 4.98 | - |  | $\mathrm{l}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 4.96 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 4.92 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  |  |  | - | 4.91 | - |  | $\mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA}$ |
| Output low voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.02 | - | V | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.04 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.18 | - |  | $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2) |  | - | 0.01 | - |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.03 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.05 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.10 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 0.01 | - |  | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.04 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.07 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{I}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
|  |  |  | - | 0.18 | - |  | $\mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
|  |  |  | - | 0.28 | - |  | $\mathrm{I}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ |

Table 2.12 Standard Output Characteristics (2)
Conditions: $\mathrm{VCC}=\mathrm{AVCCO}=\mathrm{AVCC}=\mathrm{AVCC2}=3.3 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to 3.3 V ,
VSS $=$ VSS_USB $=A V S S 0=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output high voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OH}}$ | - | 3.26 | - | V | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.22 | - |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.13 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 2.94 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2) |  | - | 3.28 | - |  | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.26 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.22 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 3.13 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 3.29 | - |  | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ |
|  |  |  | - | 3.27 | - |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |
|  |  |  | - | 3.25 | - |  | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
|  |  |  | - | 3.20 | - |  | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |
|  |  |  | - | 3.17 | - |  | $\mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA}$ |
| Output low voltage | Normal drive output (all output pins) | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.03 | - | V | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.06 | - |  | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.12 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.25 | - |  | $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | High-drive output (P00, P01, P10 to P17, P20 to P27, P30 to P35, P70 to P76, P80 to P82, P90 to P96, PA0 to PA7, PB0 to PB7, PC0 to PC6, PD0 to PD7, PE0, PE1, PE3 to PE6, PF0 to PF3, PG0 to PG2, PK0 to PK2) |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.03 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.07 | - |  | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.13 | - |  | $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  | Large current output (P71 to P76, P81, P90 to P95, PB5, PD3) |  | - | 0.01 | - |  | $\mathrm{l}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |
|  |  |  | - | 0.02 | - |  | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
|  |  |  | - | 0.05 | - |  | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
|  |  |  | - | 0.09 | - |  | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |
|  |  |  | - | 0.11 | - |  | $\mathrm{l}_{\mathrm{OL}}=5.0 \mathrm{~mA}$ |
|  |  |  | - | 0.24 | - |  | $\mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
|  |  |  | - | 0.36 | - |  | $\mathrm{I}_{\mathrm{OL}}=15.0 \mathrm{~mA}$ |

Table 2.13 Thermal Resistance Value (Reference)
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V ,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Package | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal resistance | 144-pin LFQFP (PLQP0144KA-B) | $\theta_{\mathrm{ja}}$ | - | - | 32.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | JESD51-2 and JESD51-7 compliant |
|  | 100-pin LFQFP (PLQP0100KB-B) |  | - | - | 35.0 |  |  |
|  | 144-pin LFQFP (PLQP0144KA-B) | $\Psi_{\text {jt }}$ | - | - | 0.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | JESD51-2 and JESD51-7 compliant |
|  | 100-pin LFQFP (PLQP0100KB-B) |  | - | - | 0.8 |  |  |

Note: The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.

### 2.4 AC Characteristics

Table 2.14 Operating Frequency
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS̄0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max.*3 | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock (ICLK) | f | - | - | 200 | MHz |  |
| Peripheral module clock (PCLKA) |  | - | - | 120 |  |  |
| Peripheral module clock (PCLKB) |  | - | - | 60 |  |  |
| Peripheral module clock (PCLKC) |  | - | - | 200 |  |  |
| Peripheral module clock (PCLKD) |  | 8*1 | - | 60 |  | AVCC0 $=$ AVCC1 $=$ AVCC2 $\geq 4.5 \mathrm{~V}$ |
|  |  | 8*1 | - | 40 |  | AVCC0 $=$ AVCC1 $=$ AVCC2 $<4.5 \mathrm{~V}$ |
| Flash-IF clock (FCLK) |  | 4*2 | - | 60 |  |  |
| External bus clock (BCLK) |  | - | - | 60 |  |  |
| BCLK pin output |  | - | - | 40 |  | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$, <br> High-drive output is selected in the driving ability control register. |
|  |  | - | - | 32 |  |  |
| USB clock (UCLK) |  | - | 48 | - |  |  |

Note 1. This restriction is only applied when a 12-bit A/D converter is to be used.
Note 2. This restriction is only applied when flash memory is to be programmed or erased.
Note 3. The maximum frequencies of each clock based on the frequency of ICLK are listed below.
ICLK = 200 MHz, PCLKA $=100 \mathrm{MHz}, \mathrm{PCLKB}=50 \mathrm{MHz}, \mathrm{PCLKC}=200 \mathrm{MHz}$, PCLKD $=50 \mathrm{MHz}$, FCLK = $50 \mathrm{MHz}, \mathrm{BCLK}=$ 50 MHz , BCLK pin output $=25 \mathrm{MHz}$
ICLK = 120 MHz, PCLKA $=120 \mathrm{MHz}$, PCLKB $=60 \mathrm{MHz}$, PCLKC $=120 \mathrm{MHz}$, PCLKD $=60 \mathrm{MHz}$, FCLK $=60 \mathrm{MHz}$,
BCLK $=60 \mathrm{MHz}$, BCLK pin output $=30 \mathrm{MHz}$
ICLK $=160 \mathrm{MHz}$, PCLKA $=80 \mathrm{MHz}$, PCLKB $=40 \mathrm{MHz}$, PCLKC $=160 \mathrm{MHz}$, PCLKD $=40 \mathrm{MHz}, F C L K=40 \mathrm{MHz}$,
BCLK $=40 \mathrm{MHz}$, BCLK pin output $=40 \mathrm{MHz}$

### 2.4.1 Reset Timing

Table 2.15 Reset Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS̄0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES\# pulse width | Power-on | $t_{\text {RESWP }}$ | 2.0 | - | - | ms | Figure 2.2 |
|  | Deep software standby mode | $t_{\text {RESWD }}$ | 0.6 | - | - |  | Figure 2.3 |
|  | Software standby mode | $t_{\text {RESWS }}$ | 0.3 | - | - |  |  |
|  | Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory | $t_{\text {RESWF }}$ | 200 | - | - | $\mu \mathrm{s}$ |  |
|  | Other than above | $t_{\text {RESW }}$ | 200 | - | - |  |  |
| Waiting time after release from the RES\# pin reset |  | $t_{\text {RESWT }}$ | 62 | - | 63 | $t_{\text {Lcyc }}$ | Figure 2.2 |
| Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset) |  | $t_{\text {RESW2 }}$ | 108 | - | 116 |  |  |



Figure 2.2 Reset Input Timing at Power-On


Figure 2.3 Reset Input Timing

### 2.4.2 Clock Timing

Table 2.16 BCLK Pin Output Clock Timing (1)
Conditions: $4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}, \mathrm{VCC} \operatorname{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| BCLK pin output cycle time | $\mathrm{t}_{\mathrm{Bcyc}}$ | 25 | - | - | ns | Figure 2.4 |
| BCLK pin output high pulse width | $\mathrm{t}_{\mathrm{CH}}$ | 7.5 | - | - |  |  |
| BCLK pin output low pulse width | $\mathrm{t}_{\mathrm{CL}}$ | 7.5 | - | - |  |  |
| BCLK pin output rising time | $\mathrm{t}_{\mathrm{Cr}}$ | - | - | 5 |  |  |
| BCLK pin output falling time | $\mathrm{t}_{\mathrm{Cf}}$ | - | - | 5 |  |  |

Table 2.17 BCLK Pin Output Clock Timing (2)
Conditions: $2.7 \mathrm{~V} \leq \mathrm{VCC}<4.5 \mathrm{~V}, \mathrm{VCC} \operatorname{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| BCLK pin output cycle time | $\mathrm{t}_{\mathrm{Bcyc}}$ | 31.25 | - | - | ns | Figure 2.4 |
| BCLK pin output high pulse width | $\mathrm{t}_{\mathrm{CH}}$ | 10.625 | - | - |  |  |
| BCLK pin output low pulse width | $\mathrm{t}_{\mathrm{CL}}$ | 10.625 | - | - |  |  |
| BCLK pin output rising time | $\mathrm{t}_{\mathrm{Cr}}$ | - | - | 5 |  |  |
| BCLK pin output falling time | $\mathrm{t}_{\mathrm{Cf}}$ | - | - | 5 |  |  |



Test conditions: $\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.3 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$ High-drive output is selected by the driving ability control register.

Figure 2.4 BCLK Pin Output Timing

Table 2.18 EXTAL Clock Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSSO $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTAL external clock input cycle time | $t_{\text {EXcyc }}$ | 41.66 | - | - | ns | Figure 2.5 |
| EXTAL external clock input frequency | $\mathrm{f}_{\text {EXMAIN }}$ | - | - | 24 | MHz |  |
| EXTAL external clock input high pulse width | $t_{\text {EXH }}$ | 15.83 | - | - | ns |  |
| EXTAL external clock input low pulse width | $\mathrm{t}_{\text {EXL }}$ | 15.83 | - | - |  |  |
| EXTAL external clock rising time | $\mathrm{t}_{\text {EXr }}$ | - | - | 5 |  |  |
| EXTAL external clock falling time | $\mathrm{t}_{\text {EXf }}$ | - | - | 5 |  |  |

EXTAL external clock input


Figure 2.5 EXTAL External Clock Input Timing

Table 2.19 Main Clock Timing
Conditions: $\mathrm{VCC}=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC}=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { VSS_USB }=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Main clock oscillation frequency | $\mathrm{f}_{\text {MAIN }}$ | 8 | - | 24 | MHz |  |
| Main clock oscillator stabilization time (crystal) | $\mathrm{t}_{\text {MAINOSC }}$ | - | - | $-* 1$ | ms | Figure 2.6 |
| Main clock oscillation stabilization wait time (crystal) | $\mathrm{t}_{\text {MAINOSCWT }}$ | - | - | $-* 2$ |  |  |

Note 1. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the MOSCWTCR.MSTS[7:0] bits determines the main clock oscillation stabilization wait time in accord with the formula below.
$\mathrm{t}_{\text {MAINOSCWT }}=[(\mathrm{MSTS}[7: 0]$ bits $\times 32)+7] / \mathrm{f}_{\text {LOCO }}$


Figure 2.6 Main Clock Oscillation Start Timing

Table 2.20 LOCO and IWDT-Dedicated Low-Speed Clock Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_U S B=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS̄0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$$
\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOCO clock cycle time | $\mathrm{t}_{\text {Lcyc }}$ | 3.78 | 4.16 | 4.63 | $\mu \mathrm{s}$ |  |
| LOCO clock oscillation frequency | floco | 216 | 240 | 264 | kHz |  |
| LOCO clock oscillation stabilization time | t LOCOWT | - | - | 44 | $\mu \mathrm{s}$ | Figure 2.7 |
| IWDT-dedicated low-speed clock cycle time | $\mathrm{t}_{\text {ILcyc }}$ | 7.57 | 8.33 | 9.26 |  |  |
| IWDT-dedicated low-speed clock oscillation frequency | $\mathrm{f}_{\text {ILOCO }}$ | 108 | 120 | 132 | kHz |  |
| IWDT-dedicated low-speed clock oscillation stabilization wait time | tiLocowt | - | 142 | 190 | $\mu \mathrm{s}$ | Figure 2.8 |



Figure 2.7 LOCO Clock Oscillation Start Timing


Figure 2.8 IWDT-dedicated Low-Speed Clock Oscillation Start Timing

Table 2.21 HOCO Clock Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V , VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V , $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HOCO clock oscillation frequency | $\mathrm{f}_{\mathrm{HOCO}}$ | 15.61 | 16 | 16.39 | MHz | $-20^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}} \leq 105^{\circ} \mathrm{C}$ |
|  |  | 17.56 | 18 | 18.44 |  |  |
|  |  | 19.52 | 20 | 20.48 |  |  |
|  |  | 15.52 | 16 | 16.48 |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{a}}<-20^{\circ} \mathrm{C}$ |
|  |  | 17.46 | 18 | 18.54 |  |  |
|  |  | 19.40 | 20 | 20.60 |  |  |
| HOCO clock oscillation stabilization wait time | $\mathrm{t}_{\text {Hocowt }}$ | - | 105 | 149 | $\mu \mathrm{s}$ | Figure 2.9 |
| HOCO clock power supply stabilization time | $\mathrm{t}_{\text {HOCOP }}$ | - | - | 150 |  | Figure 2.10 |



Figure 2.9 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)


Figure 2.10 High-Speed On-Chip Oscillator Power Supply Control Timing

Table 2.22 PLL Clock Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS = VSS_USB = AVSS̄0 = AVSS1 = AVSS2 = } 0 \text { V, }
$$

$\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL clock oscillation frequency | $\mathrm{f}_{\text {PLL }}$ | 120 | - | 240 | MHz |  |
| PLL clock oscillation stabilization wait time | $\mathrm{t}_{\text {PLLWT }}$ | - | 259 | 320 | $\mu \mathrm{~s}$ | Figure 2.11 |



Figure 2.11 PLL Clock Oscillation Start Timing

### 2.4.3 Timing of Recovery from Low Power Consumption Modes

Table 2.23 Timing of Recovery from Low Power Consumption Modes (1)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}$,
$T_{a}=T_{\text {opr }}$

| Item |  |  | Symbol | Min. | Typ. | Max. |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{t}_{\text {SBYOSCWT }}{ }^{* 2}$ |  |  | $\mathrm{t}_{\text {SBYSEQ }}{ }^{* 3}$ |  |  |
| Recovery time after cancellation of software standby mode*1 | Crystal resonator connected to main clock oscillator | Main clock oscillator operating |  | $\mathrm{t}_{\text {SBYMC }}$ | - | - | $\begin{gathered} \{(\mathrm{MSTS[7:0]} \mathrm{bits} \times \\ 32)+76\} / 0.216 \end{gathered}$ | $\begin{gathered} \hline 100+7 / \mathrm{f}_{\text {ICLK }}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {MAIN }} \end{gathered}$ | $\mu \mathrm{s}$ | Figure 2.12 |
|  |  | Main clock oscillator and PLL circuit operating | $\mathrm{t}_{\text {SBYPC }}$ | $\begin{aligned} & \{(\mathrm{MSTS}[7: 0] \text { bits } \times \\ & 32)+138\} / 0.216 \end{aligned}$ |  |  | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\mathrm{PLL}} \end{gathered}$ |  |  |  |
|  | External clock input to main clock oscillator | Main clock oscillator operating | $\mathrm{t}_{\text {SBYEX }}$ | 352 |  |  | $\begin{gathered} 100+7 / f_{\text {ICLK }}+ \\ 2 \mathrm{n} / \mathrm{f}_{\text {EXMAIN }} \end{gathered}$ |  |  |  |
|  |  | Main clock oscillator and PLL circuit operating | $\mathrm{t}_{\text {SBYPE }}$ | 639 |  |  | $\begin{gathered} 100+7 / \mathrm{f}_{\mathrm{ICLK}}+ \\ 2 \mathrm{n} / \mathrm{f}_{\mathrm{PLL}} \end{gathered}$ |  |  |  |
|  | High-speed on-chip oscillator operating | High-speed on-chip oscillator operating | $\mathrm{t}_{\text {SBYHO }}$ | 454 |  |  | $\begin{gathered} 100+7 / f_{\text {ICLK }}+ \\ 2 n / f_{\text {HOCO }} \end{gathered}$ |  |  |  |
|  |  | High-speed on-chip oscillator operating and PLL circuit operating | ${ }^{\text {tSBYPH }}$ | 741 |  |  | $\begin{gathered} 100+7 / f_{I C L K}+ \\ 2 n / f_{\text {PLL }} \end{gathered}$ |  |  |  |
|  | Low-speed on-chip oscillator operating*4 |  | $\mathrm{t}_{\text {SBYLO }}$ | 338 |  |  | $\begin{gathered} 100+7 / f_{\text {ICLK }}+ \\ 2 n / f_{\text {LOCO }} \end{gathered}$ |  |  |  |

Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time ( $\mathrm{t}_{\text {SBYOSCWT }}$ ) and the time required for operations by the software standby release sequencer ( $\mathrm{t}_{\text {SBYSEQ }}$ ).
Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time $\mathrm{t}_{\mathrm{SBYOSCWT}}$ is selected.
Note 3. For n , the greatest value is selected from among the internal clock division settings.
Note 4. This condition applies when $f_{I C L K}: f_{\text {FCLK }}=1: 1,2: 1$, or $4: 1$.


When stabilization of the system clock oscillator is slower


When stabilization of an oscillator other than the system clock is slower

Figure 2.12 Software Standby Mode Cancellation Timing

Table 2.24 Timing of Recovery from Low Power Consumption Modes (2)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS $0=A V S S 1=A V S S 2=0 V$, $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test <br> Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Recovery time after cancellation of deep software standby mode | $t_{\text {DSBY }}$ | - | - | 0.9 | ms | Figure 2.13 |
| Wait time after cancellation of deep software standby mode | $t_{\text {DSBYWT }}$ | 31 | - | 32 | $t_{\text {Lcyc }}$ |  |



Figure 2.13 Deep Software Standby Mode Cancellation Timing

### 2.4.4 Control Signal Timing

Table 2.25 Control Signal Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { VSS_USB }=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V},
$$

| Item | Symbol | Min. ${ }^{* 1}$ | Typ. | Max. | Unit | Test Conditions*1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NMI pulse width | $\mathrm{t}_{\text {NMIW }}$ | 200 | - | - | ns | $2 \times \mathrm{t}_{\text {PBcyc }} \leq 200 \mathrm{~ns}$, Figure 2.14 |
|  |  | $2 \times \mathrm{t}_{\text {PBcyc }}$ | - | - |  | $2 \times \mathrm{t}_{\text {PBcyc }}>200 \mathrm{~ns}$, Figure 2.14 |
| IRQ pulse width | $\mathrm{t}_{\text {IRQW }}$ | 200 | - | - |  | $2 \times \mathrm{t}_{\text {PBcyc }} \leq 200 \mathrm{~ns}$, Figure 2.15 |
|  |  | $2 \times \mathrm{t}_{\text {PBcyc }}$ | - | - |  | $2 \times \mathrm{t}_{\text {PBcyc }}>200 \mathrm{~ns}$, Figure 2.15 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.14 NMI Interrupt Input Timing


Figure 2.15 IRQ Interrupt Input Timing

### 2.4.5 Bus Timing

Table 2.26 Bus Timing (1)
Conditions: $4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}, \mathrm{VCC} \operatorname{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz , PCLKC $=8$ to 200 MHz, BCLK $=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address delay time | $\mathrm{t}_{\mathrm{AD}}$ | - | - | 12.5 | ns | Figure 2.16 to Figure 2.21 |
| Byte control delay time | $t_{B C D}$ | - | - | 12.5 |  |  |
| CS\# delay time | $\mathrm{t}_{\text {CSD }}$ | - | - | 12.5 |  |  |
| ALE delay time | $\mathrm{t}_{\text {ALED }}$ | - | - | 12.5 |  |  |
| RD\# delay time | $t_{\text {RSD }}$ | - | - | 12.5 |  |  |
| Read data setup time | $t_{\text {RDS }}$ | 12.5 | - | - |  |  |
| Read data hold time | $t_{\text {RDH }}$ | 0 | - | - |  |  |
| WR\# delay time | $t_{\text {WRD }}$ | - | - | 12.5 |  |  |
| Write data delay time | $t_{\text {WDD }}$ | - | - | 12.5 |  |  |
| Write data hold time | $t_{\text {WDH }}$ | 0 | - | - |  |  |
| WAIT\# setup time | $t_{\text {WTS }}$ | 12.5 | - | - |  | Figure 2.22 |
| WAIT\# hold time | $t_{\text {WTH }}$ | 0 | - | - |  |  |

Table 2.27 Bus Timing (2)
Conditions: $2.7 \mathrm{~V} \leq \mathrm{VCC}<4.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS = VSS_USB = AVSS $0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to 200 MHz, BCLK $=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address delay time | $t_{\text {AD }}$ | - | - | 25 | ns | Figure 2.16 to Figure 2.21 |
| Byte control delay time | $\mathrm{t}_{\mathrm{BCD}}$ | - | - | 25 |  |  |
| CS\# delay time | ${ }^{\text {t CSD }}$ | - | - | 25 |  |  |
| ALE delay time | ${ }^{\text {ALLED }}$ | - | - | 25 |  |  |
| RD\# delay time | $\mathrm{t}_{\text {RSD }}$ | - | - | 25 |  |  |
| Read data setup time | $\mathrm{t}_{\text {RDS }}$ | 25 | - | - |  |  |
| Read data hold time | $\mathrm{t}_{\text {RDH }}$ | 0 | - | - |  |  |
| WR\# delay time | $\mathrm{t}_{\text {WRD }}$ | - | - | 25 |  |  |
| Write data delay time | ${ }^{\text {twdo }}$ | - | - | 25 |  |  |
| Write data hold time | ${ }^{\text {twDH }}$ | 0 | - | - |  |  |
| WAIT\# setup time | ${ }_{\text {w }}$ WTS | 25 | - | - |  | Figure 2.22 |
| WAIT\# hold time | $\mathrm{t}_{\text {WTH }}$ | 0 | - | - |  |  |



Figure 2.16 Address/Data Multiplexed Bus Read Access Timing


Figure 2.17 Address/Data Multiplexed Bus Write Access Timing


Figure 2.18 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)


Figure 2.19 External Bus Timing/Normal Write Cycle (Bus Clock Synchronized)


Figure 2.20 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)


Figure 2.21 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)


Figure 2.22 External Bus Timing/External Wait Control

### 2.4.6 Timing of On-Chip Peripheral Modules

### 2.4.6.1 I/O Port

Table 2.28 I/O Port Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC}=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item | Symbol | Min. | Max. | Unit*1 | Test <br> Conditions |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O ports | Input data pulse width | t $_{\text {PRW }}$ | 1.5 | - | t $_{\text {PBcyc }}$ | Figure 2.23 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.23 I/O Port Input Timing

### 2.4.6.2 TMR

Table 2.29 TMR Timing
Conditions: $\mathrm{VCC}=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR | Timer clock pulse width | Single-edge setting | ${ }^{\text {tMMCWH, }}$ <br> t $_{\text {TMCWL }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.24 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.24 TMR Clock Input Timing

### 2.4.6.3 MTU

Table 2.30 MTU Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS = VSS_USB $=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK $=8$ to 200 MHz, PCLKA $=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MTU | Input capture input pulse width | Single-edge setting | $\mathrm{t}_{\text {MTICW }}$ | 1.5 | - | $\mathrm{t}_{\text {PCcyc }}$ | Figure 2.25 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | Timer clock pulse width | Single-edge setting | $\mathrm{t}_{\text {MTCKWH, }}$ $\mathrm{t}_{\text {MTCKWL }}$ | 1.5 | - | $\mathrm{t}_{\text {PCcyc }}$ | Figure 2.26 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  |  | Phase counting mode |  | 2.5 | - |  |  |

Note 1. $\mathrm{t}_{\text {PCcyc }}$ : PCLKC cycle


Figure 2.25 MTU Input Capture Input Timing


Figure 2.26 MTU Clock Input Timing

### 2.4.6.4 POE

Table 2.31 POE Timing
Conditions: VCC $=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$, ICLK $=8$ to $200 \mathrm{MHz}, \mathrm{PCLKA}=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POE | POEn\# input pulse width ( $\mathrm{n}=0,4$, and 8 to 14) |  | tpoew | 1.5 | - | - | $t_{\text {PBcyc }}$ | Figure 2.27 |
|  | Output disable time | Transition of the POEn\# signal level | $t_{\text {Poedi }}$ | - | - | 5 PCLKB + 0.24 | $\mu \mathrm{s}$ | Figure 2.28 When detecting falling edges (ICSRm.POEnM[3:0] $=0000 \mathrm{~b}$ ( $\mathrm{m}=1$ to 5,7 to $9, \mathrm{n}=0,4,8$ to 14)) |
|  |  | Simultaneous conduction of output pins | $t_{\text {toedo }}$ | - | - | 3 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.29 |
|  |  | Detection of comparator outputs | $t_{\text {Poedc }}$ | - | - | 5 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.30 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C . |
|  |  | Register setting | $\mathrm{t}_{\text {Poeds }}$ | - | - | 1 PCLKB + 0.2 | $\mu \mathrm{s}$ | Figure 2.31 <br> Time for access to the register is not included. |
|  |  | Oscillation stop detection | tpoedos | - | - | 21 | $\mu \mathrm{s}$ | Figure 2.32 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.27 POE Input Timing


Figure 2.28 Output Disable Time for POE in Response to Transition of the POEn\# Signal Level


Note 1. When the active level is set to low.

Figure 2.29 Output Disable Time for POE in Response to the Simultaneous Conduction of Output Pins


Figure 2.30 Output Disable Time for POE in Response to Detection of the Comparator Outputs


Figure 2.31 Output Disable Time for POE in Response to the Register Setting


Figure 2.32 Output Disable Time for POE in Response to the Oscillation Stop Detection

### 2.4.6.5 POEG

Table 2.32 POE and POEG Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK $=8$ to $200 \mathrm{MHz}, \mathrm{PCLKA}=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min. | Typ. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POEG | GTETRGn input pulse width ( $\mathrm{n}=\mathrm{A}$ to D ) |  | tpoegw | 1.5 | - | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.33 |
|  | Output disable time | Input level detection of the GTETRGn pin (via flag) | $t_{\text {POEGDI }}$ | - | - | 3 PCLKB + 0.34 | $\mu \mathrm{s}$ | Figure 2.34 <br> When the digital noise filter is not in use (POEGGn.NFEN $=0$ ( $\mathrm{n}=\mathrm{A}$ to D )) |
|  |  | Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low output) | $\mathrm{t}_{\text {POEGDE }}$ | - | - | 0.5 | $\mu \mathrm{s}$ | Figure 2.35 |
|  |  | Edge detection signal from a comparator | $\mathrm{t}_{\text {POEGDC }}$ | - | - | 4 PCLKB + 0.5 | $\mu \mathrm{s}$ | Figure 2.36 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C . |
|  |  | Register setting | $\mathrm{t}_{\text {POEGDS }}$ | - | - | 1 PCLKB +0.3 | $\mu \mathrm{s}$ | Figure 2.37 <br> Time for access to the register is not included. |
|  |  | Oscillation stop detection | $\mathrm{t}_{\text {Poegios }}$ | - | - | 21 | $\mu \mathrm{s}$ | Figure 2.38 |
|  |  | Input level detection of the GTETRGn pin (direct path) | $t_{\text {POEGDDI }}$ | - | - | $\begin{gathered} 2 \text { PCLKB + } \\ 1 \text { PCLKC }+0.34 \end{gathered}$ | $\mu \mathrm{s}$ | Figure 2.39 |
|  |  | Level detection signal from a comparator | $t_{\text {POEGDDC }}$ | - | - | 3 PCLKB + 0.3 | $\mu \mathrm{s}$ | Figure 2.40 <br> The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C . |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.33 POEG Input Timing


Figure 2.34 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRGn pin


Figure 2.35 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from GPTW


Figure 2.36 Output Disable Time for POEG in Response to Edge Detection Signal from a Comparator


Figure 2.37 Output Disable Time for POEG in Response to the Register Setting


Figure 2.38 Output Disable Time of POEG in Response to the Oscillation Stop Detection


Figure 2.39 Output Disable Time for POEG in Direct Response to the Input Level Detection of the GTETRGn pin


Figure 2.40 Output Disable Time for POEG in Response to Level Detection Signal from a Comparator

### 2.4.6.6 GPTW

Table 2.33 GPTW Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS $0=A V S S 1=A V S S 2=0 V, T_{a}=T_{\text {opr }}$,
ICLK $=8$ to 200 MHz, PCLKA $=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min. | Max. | Unit*1, *2 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPTW | Input capture input pulse width | Single-edge setting | $\mathrm{t}_{\text {GTICW }}$ | 1.5 | - | ${ }_{\text {teccyc }}$ | Figure 2.41 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | External trigger input pulse width | Single-edge setting | $\mathrm{t}_{\text {GTEW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.42 |
|  |  | Both-edge setting |  | 2.5 | - |  |  |
|  | Timer clock pulse width |  | $\mathrm{t}_{\text {GTCKW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.43 |
|  |  |  | $\mathrm{t}_{\text {GTCKWL }}$ |  |  |  |  |

Note 1. tpcay: PCLKC cycle
Note 2. tpbcyc : PCLKB cycle


Figure 2.41 GPTW Input Capture Input Timing


Figure 2.42 GPTW External Trigger Input Timing


Figure 2.43 GPTW Clock Input Timing

### 2.4.6.7 A/D Converter Trigger

Table 2.34 A/D Converter Trigger Timing
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 $=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item | Symbol | Min. | Max. | Unit*1 | Test <br> Conditions |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| A/D <br> converter | A/D converter trigger input pulse width | $\mathrm{t}_{\text {TRGW }}$ | 1.5 | - | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.44 |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle


Figure 2.44 A/D Converter Trigger Input Timing

### 2.4.6.8 CAC

Table 2.35 CAC Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ _USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item*1, *2 |  |  | Symbol | Min. ${ }^{* 1, ~ * 2 ~}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAC | CACREF input pulse width | $\mathrm{t}_{\text {PBcyc }} \leq \mathrm{t}_{\text {cac }}$ | $\mathrm{t}_{\text {CACREF }}$ | $4.5 \mathrm{t}_{\mathrm{cac}}+3 \mathrm{t}_{\text {PBcyc }}$ | - | ns |  |
|  |  | $t_{\text {PBcyc }}>\mathrm{t}_{\text {cac }}$ |  | $5 \mathrm{t}_{\text {cac }}+6.5 \mathrm{t}_{\text {PBcyc }}$ | - |  |  |

Note 1. $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle
Note 2. $\mathrm{t}_{\mathrm{cac}}$ : CAC count clock source cycle

### 2.4.6.9 SCI

Table 2.36 SClj, SClh, and SCli Timing
Conditions: VCC $=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to 200 MHz , BCLK $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol$\mathrm{t}_{\text {Scyc }}$ | $\begin{gathered} \text { Min. } \\ \hline 4 \end{gathered}$ | Max. <br> - | $\frac{\text { Unit }^{\star 1}}{\text { t }_{\text {PBcyc }}}$ | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SClj, SCIh | Input clock cycle | Asynchronous |  |  |  |  | Figure 2.45 |  |
|  |  | Clock synchronous |  | 6 | - |  |  |  |
|  | Input clock pulse width |  | tsckw | 0.4 | 0.6 | $\mathrm{t}_{\text {Scyc }}$ |  |  |
|  | Input clock rise time |  | $\mathrm{t}_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Input clock fall time |  | $\mathrm{t}_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Output clock cycle | Asynchronous*2 | ${ }^{\text {tscyc }}$ | 8 | - | $\mathrm{t}_{\text {PBcyc }}$ |  |  |
|  |  | Clock synchronous |  | 4 | - |  |  |  |
|  | Output clock pulse width |  | tsckw | 0.4 | 0.6 | $\mathrm{t}_{\text {Scyc }}$ |  |  |
|  | Output clock rise time |  | $\mathrm{t}_{\text {SCKr }}$ | - | 5 | ns |  |  |
|  | Output clock fall time |  | $\mathrm{t}_{\text {SCKf }}$ | - | 5 | ns |  |  |
|  | Transmit data delay time | Clock synchronous | $\mathrm{t}_{\text {TXD }}$ | - | 28 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.46 |
|  |  |  |  | - | 33 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  | Receive data setup time | Clock synchronous | $\mathrm{t}_{\mathrm{RXS}}$ | 15 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure$2.46$ |
|  |  |  |  | 20 | - |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  | Receive data hold time | Clock synchronous | $\mathrm{t}_{\mathrm{RXH}}$ | 5 | - | ns | Figure 2.46 |  |
| SCli | Input clock cycle | Asynchronous | ${ }^{\text {tscyc }}$ | 4 | - | $t_{\text {PAcyc }}$ | Figure 2.45 |  |
|  |  | Clock synchronous |  | 6 | - |  |  |  |  |
|  | Input clock pulse width |  | tsckw | 0.4 | 0.6 | $t_{\text {Scyc }}$ |  |  |  |
|  | Input clock rise time |  | $t_{\text {SCKr }}$ | - | 5 | ns |  |  |  |
|  | Input clock fall time |  | $\mathrm{t}_{\text {SCKf }}$ | - | 5 | ns |  |  |  |
|  | Output clock cycle | Asynchronous*2 | $\mathrm{t}_{\text {Scyc }}$ | 6 | - | $t_{\text {PAcyc }}$ |  |  |  |
|  |  | Clock synchronous |  | 4 | - |  |  |  |  |
|  | Output clock pulse width |  | $\mathrm{t}_{\text {SCKW }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {Scyc }}$ |  |  |  |
|  | Output clock rise time |  | $\mathrm{t}_{\text {SCKr }}$ | - | 5 | ns |  |  |  |
|  | Output clock fall time |  | $t_{\text {SCKf }}$ | - | 5 | ns |  |  |  |
|  | Transmit data delay time | Master | $\mathrm{t}_{\text {TXD }}$ | - | 15 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.46 |
|  |  | Slave |  | - | 28 |  |  |  |
|  |  | Master |  | - | 20 |  | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  |  | Slave |  | - | 33 |  |  |  |
|  | Receive data setup time | Clock synchronous | $t_{\text {RXS }}$ | 15 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | $\begin{aligned} & \text { Figure } \\ & 2.46 \end{aligned}$ |
|  |  |  |  | 20 | - |  | VCC < 4.5 V |  |
|  | Receive data hold time | Clock synchronous | $\mathrm{t}_{\mathrm{RXH}}$ | 5 | - | ns | Figure 2.46 |  |

Note 1. $t_{\text {PBcyc }}$ : PCLKB cycle; $\mathrm{t}_{\text {PAcyc }}$ : PCLKA cycle
Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1

Figure 2.45 SCK Clock Input Timing

$\mathrm{n}=1,5,6,8,9,11$, and 12

Figure 2.46 SCI Input/Output Timing: Clock Synchronous Mode

Table 2.37 Simple IIC Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=A V S S 0=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to 200 MHz , BCLK $=8$ to 60 MHz , High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  | Symbol*1 | Min. | Max.*2 | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple IIC (Standard-mode) | SSDA input rise time | $\mathrm{t}_{\text {sr }}$ | - | 1000 | ns | Figure 2.47 |
|  | SSDA input fall time | $\mathrm{t}_{\text {ff }}$ | - | 300 |  |  |
|  | SSCL, SSDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | 250 | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\mathrm{b}}$ | - | 400 | pF |  |
| Simple IIC (Fast-mode) | SSDA input rise time | $\mathrm{t}_{\mathrm{sr}}$ | - | 300 | ns |  |
|  | SSDA input fall time | $\mathrm{t}_{\mathrm{sf}}$ | - | 300 |  |  |
|  | SSCL, SSDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $4 \times \mathrm{t}_{\text {Pcyc }}$ |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | 100 | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SSCL, SSDA capacitive load | $\mathrm{C}_{\text {b }}$ | - | 400 | pF |  |

Note 1. Cb is the total capacitance of the bus lines.
Note 2. $\mathrm{t}_{\mathrm{Pcyc}}$ : For SCI11, this is the period of PCLKA, and for $\mathrm{SCI} 1,5,6,8,9$, and 12 , this is the period of PCLKB.


Figure 2.47 Simple IIC Bus Interface Input/Output Timing

Table 2.38 Simple SPI Timing
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS0 $=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to 200 MHz, BCLK $=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  | Symbol | Min. | Max. | Unit*1 | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Simple <br> SPI <br> (SCI11) | SCK clock cycle output (master) | $\mathrm{t}_{\text {SPcyc }}$ | 4 | 65536 | $t_{\text {PAcyc }}$ | Figure 2.48 |
|  | SCK clock cycle input (slave) |  | 8 | - |  |  |
|  | SCK clock high pulse width | $\mathrm{t}_{\text {SPCKWH }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock low pulse width | $\mathrm{t}_{\text {SPCKWL }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock rise/fall time | $\mathrm{t}_{\text {SPCKr, }} \mathrm{t}_{\text {SPCKf }}$ | - | 20 | ns |  |
|  | Data input setup time | $\mathrm{t}_{\mathrm{SU}}$ | 33.3 | - | ns | Figure 2.49 to Figure 2.52 |
|  | Data input hold time | $\mathrm{t}_{\mathrm{H}}$ | 33.3 | - | ns |  |
|  | SS input setup time | $t_{\text {LEAD }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SS input hold time | $t_{\text {LAG }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | Data output delay time | $\mathrm{t}_{\mathrm{OD}}$ | - | 33.3 | ns |  |
|  | Data output hold time | $\mathrm{t}_{\mathrm{OH}}$ | -10 | - | ns |  |
|  | Data rise/fall time | $\mathrm{t}_{\text {Dr, }} \mathrm{t}_{\text {Df }}$ | - | 16.6 | ns |  |
|  | SS input rise/fall time | $\mathrm{t}_{\text {SSLr, }} \mathrm{t}_{\text {SSLf }}$ | - | 16.6 | ns |  |
|  | Slave access time | $t_{\text {SA }}$ | - | 7 | $t_{\text {PAcyc }}$ | Figure 2.51, Figure 2.52 |
|  | Slave output release time | $t_{\text {REL }}$ | - | 7 | $t_{\text {PAcyc }}$ |  |
| Simple SPI (SCl1, SCI5, SCI6, SCI8, SCI9, SCI12) | SCK clock cycle output (master) | ${ }^{\text {SPPcyc }}$ | 4 | 65536 | $t_{\text {PBcyc }}$ | Figure 2.48 |
|  | SCK clock cycle input (slave) |  | 8 | - |  |  |
|  | SCK clock high pulse width | $\mathrm{t}_{\text {SPCKWH }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock low pulse width | $t_{\text {SPCKWL }}$ | 0.4 | 0.6 | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SCK clock rise/fall time | $\mathrm{t}_{\text {SPCKr, }} \mathrm{t}_{\text {SPCKf }}$ | - | 20 | ns |  |
|  | Data input setup time | $\mathrm{t}_{\text {SU }}$ | 33.3 | - | ns | Figure 2.49 to Figure 2.52 |
|  | Data input hold time | $\mathrm{t}_{\mathrm{H}}$ | 33.3 | - | ns |  |
|  | SS input setup time | $t_{\text {LEAD }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | SS input hold time | $t_{\text {LAG }}$ | 1 | - | $\mathrm{t}_{\text {SPcyc }}$ |  |
|  | Data output delay time | $\mathrm{t}_{\mathrm{OD}}$ | - | 33.3 | ns |  |
|  | Data output hold time | $\mathrm{t}_{\mathrm{OH}}$ | -10 | - | ns |  |
|  | Data rise/fall time | $\mathrm{t}_{\text {Dr, }} \mathrm{t}_{\text {Df }}$ | - | 16.6 | ns |  |
|  | SS input rise/fall time | $\mathrm{t}_{\text {SSLr, }} \mathrm{t}_{\text {SSLf }}$ | - | 16.6 | ns |  |
|  | Slave access time | $\mathrm{t}_{\text {SA }}$ | - | 7 | $\mathrm{t}_{\text {PBcyc }}$ | Figure 2.51, Figure 2.52 |
|  | Slave output release time | $t_{\text {REL }}$ | - | 7 | $t_{\text {PBcyc }}$ |  |

Note 1. $\mathrm{t}_{\text {PAcyc }}$ : PCLKA cycle, $\mathrm{t}_{\text {PBcyc }}$ : PCLKB cycle

$\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.3 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IL}}=0.3 \times \mathrm{VCC}$

Figure 2.48 Simple SPI Clock Timing

$(\mathrm{n}=1,5,6,8,9,11,12)$

Figure 2.49 Simple SPI Timing (Master, CKPH = 1)

( $\mathrm{n}=1,5,6,8,9,11,12$ )

Figure 2.50 Simple SPI Timing (Master, CKPH = 0)


Figure 2.51 Simple SPI Timing (Slave, CKPH = 1)


Figure 2.52 Simple SPI Timing (Slave, CKPH = 0)

### 2.4.6.10 RSPI

Table 2.39 RSPI Timing
Conditions: VCC $=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz , Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

| Item |  |  | Symbol | Min.*1 | Max.*1 | Unit*1 | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RSPI | RSPCK clock cycle | Master | ${ }^{\text {tspcyc }}$ | 2 | 4096 | $\mathrm{t}_{\text {PAcyc }}$ | Figure 2.53 |  |
|  |  | Slave |  | 4 | - |  |  |  |
|  | RSPCK clock high pulse width | Master | $\mathrm{t}_{\text {SPCKWH }}$ | $\begin{gathered} \left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2-3 \end{gathered}$ | - | ns |  |  |
|  |  | Slave |  | $\begin{gathered} \left(\mathrm{t}_{\text {SPcyc }}-\mathrm{t}_{\text {SPCKr }}\right. \\ \left.-\mathrm{t}_{\text {SPCKf }}\right) / 2 \end{gathered}$ | - | ns |  |  |
|  | RSPCK clock low pulse width | Master | $\mathrm{t}_{\text {SPCKWL }}$ | $\begin{aligned} & \left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ & \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2-3 \end{aligned}$ | - | ns |  |  |
|  |  | Slave |  | $\begin{gathered} \left(\mathrm{t}_{\mathrm{SPcyc}}-\mathrm{t}_{\mathrm{SPCKr}}\right. \\ \left.-\mathrm{t}_{\mathrm{SPCKf}}\right) / 2 \end{gathered}$ | - | ns |  |  |
|  | RSPCK clock rise/fall time | Output | $\mathrm{t}_{\mathrm{SPCK}}$, $\mathrm{t}_{\mathrm{SPCKf}}$ | - | 5 | ns |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |
|  | Data input setup time | Master | $\mathrm{t}_{\mathrm{SU}}$ | 6 | - | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.54 to Figure 2.59 |
|  |  |  |  | 11 | - |  | VCC $<4.5 \mathrm{~V}$ |  |
|  |  | Slave |  | 8.3 | - |  | Figure 2.54 to Figure 2.59 |  |
|  | Data input hold time | $\begin{array}{\|l\|l\|} \hline & \text { PCLKA division } \\ \bar{\omega} & \text { ratio set to } 1 / 2 \\ \hline \end{array}$ | $\mathrm{t}_{\mathrm{HF}}$ | 0 | - | ns |  |  |  |
|  |  | PCLKA division ratio set to a value other than $1 / 2$ | $t_{H}$ | $t_{\text {PAcyc }}$ | - |  |  |  |  |
|  |  | Slave |  | 8.3 | - |  |  |  |  |
|  | SSL setup time | Master | $t_{\text {LEAD }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |  |
|  |  | Slave |  | 6 | - | $t_{\text {PAcyc }}$ |  |  |  |
|  | SSL hold time | Master | $\mathrm{t}_{\text {LAG }}$ | 1 | 8 | $\mathrm{t}_{\text {SPcyc }}$ |  |  |  |
|  |  | Slave |  | 6 | - | $t_{\text {PAcyc }}$ |  |  |  |
|  | Data output delay time | Master | $\mathrm{t}_{\mathrm{OD}}$ | - | 6.3 | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.54 to Figure 2.59 |
|  |  | Slave |  | - | 28 |  |  |  |
|  |  | Master |  | - | 11.3 | ns | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |
|  |  | Slave |  | - | 33 |  |  |  |
|  | Data output hold time | Master | $\mathrm{t}_{\mathrm{OH}}$ | 0 | - | ns | Figure 2.54 to Figure 2.59 |  |
|  |  | Slave |  | 0 | - |  |  |  |  |
|  | Successive transmission delay time | Master | $\mathrm{t}_{\text {TD }}$ | $\underset{\text { tracyc }^{\mathrm{t}_{\text {SPcyc }}+2 \times}+2 \times}{ }$ | $\begin{gathered} 8 \times t_{\text {SPcyc }} \\ +2 \times \mathrm{t}_{\text {PAcyc }} \end{gathered}$ | ns |  |  |  |
|  |  | Slave |  | $6 \times \mathrm{t}_{\text {PAcyc }}$ | - |  |  |  |  |
|  | MOSI and MISO rise/fall time | Output | $t_{\text {Dr, }} \mathrm{t}_{\mathrm{Df}}$ | - | 5 | ns |  |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |  |
|  | SSL <br> rise/fall time | Output | $\mathrm{t}_{\mathrm{SSLL}}$, tSSLf | - | 5 | ns |  |  |  |
|  |  | Input |  | - | 1 | $\mu \mathrm{s}$ |  |  |  |
|  | Slave access time |  | $\mathrm{t}_{\text {SA }}$ | - | $2 \times \mathrm{t}_{\text {PAcyc }}+28$ | ns | $\mathrm{VCC} \geq 4.5 \mathrm{~V}$ | Figure 2.58, Figure 2.59 |
|  |  |  | - | $2 \times \mathrm{t}_{\text {PAcyc }}+33$ | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |  |  |  |
|  | Slave output release time |  |  | $t_{\text {REL }}$ | - | $2 \times \mathrm{t}_{\text {PAcyc }}+28$ | ns |  | $V C C \geq 4.5 \mathrm{~V}$ |
|  |  |  | - |  | $2 \times \mathrm{t}_{\text {PAcyc }}+33$ | $\mathrm{VCC}<4.5 \mathrm{~V}$ |  |  |

Note 1. tpacyc : PCLKA cycle

RSPCKA master select output


RSPCKA slave select input

$\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.3 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IH}}=0.7 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{IL}}=0.3 \times \mathrm{VCC}$

Figure 2.53 RSPI Clock Timing


Figure 2.54 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)


Figure 2.55 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKA Division Ratio Set to 1/2)


Figure 2.56 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to a Value Other Than 1/2)


Figure 2.57 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKA Division Ratio Set to 1/2)


Figure 2.58 RSPI Timing (Slave, CPHA = 0)


Figure 2.59 RSPI Timing (Slave, CPHA = 1)

### 2.4.6.11 RIIC

Table 2.40 RIIC Timing
Conditions: VCC $=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
ICLK = 8 to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz , PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz ,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

|  | Item | $\underset{* 2}{\text { Symbol }}$ | Min.*1 | Max.*1 | Unit | Test Conditions*3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RIIC <br> (Standard-mode, SMBus) | SCL input cycle time | $\mathrm{t}_{\text {SCL }}$ | $6(12) \times t_{I I C c y c}+1300$ | - | ns | Figure 2.60 |
|  | SCL input high pulse width | $\mathrm{t}_{\text {SCLH }}$ | $3(6) \times t_{\text {IICcyc }}+300$ | - |  |  |
|  | SCL input low pulse width | $\mathrm{t}_{\text {SCLL }}$ | $3(6) \times t_{\text {IICcyc }}+300$ | - |  |  |
|  | SCL, SDA input rise time | $\mathrm{t}_{\mathrm{Sr}}$ | - | 1000 |  |  |
|  | SCL, SDA input fall time | $\mathrm{t}_{\mathrm{Sf}}$ | - | 300 |  |  |
|  | SCL, SDA input spike pulse removal time | $\mathrm{t}_{\text {SP }}$ | 0 | $1(4) \times t_{\text {IICcyc }}$ |  |  |
|  | SDA input bus free time | $\mathrm{t}_{\mathrm{BUF}}$ | $3(6) \times t_{\text {IICcyc }}+300$ | - |  |  |
|  | Start condition input hold time | $t_{\text {Stah }}$ | $\mathrm{t}_{\text {ICcyc }}+300$ | - |  |  |
|  | Restart condition input setup time | $\mathrm{t}_{\text {STAS }}$ | 1000 | - |  |  |
|  | Stop condition input setup time | $\mathrm{t}_{\text {Stos }}$ | 1000 | - |  |  |
|  | Data input setup time | $\mathrm{t}_{\text {SDAS }}$ | $\mathrm{t}_{\text {IICcyc }}+50$ | - |  |  |
|  | Data input hold time | $t_{\text {SDAH }}$ | 0 | - |  |  |
|  | SCL, SDA capacitive load | $\mathrm{C}_{\mathrm{b}}$ | - | 400 | pF |  |
| RIIC <br> (Fast-mode) | SCL input cycle time | $t_{\text {SCL }}$ | $6(12) \times t_{\text {IICcyc }}+600$ | - | ns |  |
|  | SCL input high pulse width | $\mathrm{t}_{\text {SCLH }}$ | $3(6) \times t_{\text {IIc cyc }}+300$ | - |  |  |
|  | SCL input low pulse width | $\mathrm{t}_{\text {SCLL }}$ | $3(6) \times t_{\text {IIc cyc }}+300$ | - |  |  |
|  | SCL, SDA input rise time | ${ }^{\text {tsr }}$ | $20 \times$ (External pull-up voltage/5.5V) | 300 |  |  |
|  | SCL, SDA input fall time | $\mathrm{t}_{\mathrm{Sf}}$ | $20 \times$ (External pull-up voltage/5.5V) | 300 |  |  |
|  | SCL, SDA input spike pulse removal time | $\mathrm{t}_{\mathrm{SP}}$ | 0 | $1(4) \times \mathrm{tIICcyc}$ |  |  |
|  | SDA input bus free time | $t_{\text {BUF }}$ | $3(6) \times \mathrm{t}_{\text {IICcyc }}+300$ | - |  |  |
|  | Start condition input hold time | $\mathrm{t}_{\text {STAH }}$ | $\mathrm{t}_{\text {ICcyc }}+300$ | - |  |  |
|  | Restart condition input setup time | $\mathrm{t}_{\text {Stas }}$ | 300 | - |  |  |
|  | Stop condition input setup time | $\mathrm{t}_{\text {Stos }}$ | 300 | - |  |  |
|  | Data input setup time | $t_{\text {SDAS }}$ | $\mathrm{t}_{\text {IICcyc }}+50$ | - |  |  |
|  | Data input hold time | $\mathrm{t}_{\text {SDAH }}$ | 0 | - |  |  |
|  | SCL, SDA capacitive load | $\mathrm{C}_{\mathrm{b}}$ | - | 400 | pF |  |

Note: $\quad t_{\text {IICcyc }}$ : RIIC internal reference clock (IIC $\varphi$ ) cycle
Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11 b while the digital filter is enabled by the setting ICFER.NFE = 1 .
Note 2. Cb is the total capacitance of the bus lines
Note 3. When VCC $\geq 4.5 \mathrm{~V}$, VOLSR.RICVLS $=0$
When VCC $<4.5 \mathrm{~V}, \mathrm{VOLSR}$. RICVLS $=1$


Figure 2.60 RIIC Bus Interface Input/Output Timing

### 2.4.6.12 HRPWM

Table 2.41 HRPWM Timing
Conditions: $\mathrm{VCC}=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$,
ICLK $=8$ to 200 MHz, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz, PCLKC $=8$ to $200 \mathrm{MHz}, \mathrm{BCLK}=8$ to 60 MHz ,
Output load conditions: $\mathrm{V}_{\mathrm{OH}}=0.5 \times \mathrm{VCC}, \mathrm{V}_{\mathrm{OL}}=0.5 \times \mathrm{VCC}, \mathrm{C}=30 \mathrm{pF}$,
High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65)

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input frequency $\left(\mathrm{f}_{\mathrm{IN}}\right)$ | 80 | - | 160 | MHz |  |
| Resolution | - | 195 | - | ps | $\mathrm{f}_{\mathrm{IN}}=160 \mathrm{MHz}$ |
| $\mathrm{DNL}^{* 1}$ | - | $\pm 2.0$ | - | LSB |  |

Note 1. The value is that difference from code to code normalized by the resolution (1 LSB).

### 2.5 USB Characteristics

Table 2.42 On-Chip USB Low Speed (Host Only) Characteristics (DP and DM Pin Characteristics)
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_$USB $=3.0$ to $3.6 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS = VSS_USB $=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS2}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$,
UCLK $=48 \mathrm{MHz}$, PCLKA $=8$ to $120 \mathrm{MHz}, \mathrm{PCLKB}=8$ to 60 MHz

| Item |  | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input characteristics | Input high-level voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | V |  |
|  | Input low-level voltage | $\mathrm{V}_{\text {IL }}$ | - | 0.8 | V |  |
|  | Differential input sensitivity | $V_{\text {DI }}$ | 0.2 | - | V | \| DP - DM | |
|  | Differential common mode range | $\mathrm{V}_{\mathrm{CM}}$ | 0.8 | 2.5 | V |  |
| Output characteristics | Output high-level voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.8 | 3.6 | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
|  | Output low-level voltage | $\mathrm{V}_{\mathrm{OL}}$ | 0.0 | 0.3 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
|  | Cross-over voltage | $\mathrm{V}_{\text {CRS }}$ | 1.3 | 2.0 | V | Figure 2.61 |
|  | Rise time | $t_{\text {LR }}$ | 75 | 300 | ns |  |
|  | Fall time | $\mathrm{t}_{\mathrm{LF}}$ | 75 | 300 | ns |  |
|  | Rise/fall time ratio | $t_{L R} / t_{\text {LF }}$ | 80 | 125 | \% | $\mathrm{t}_{\mathrm{LR}} / \mathrm{t}_{\text {LF }}$ |
| Pull-down characteristics | DP/DM pull-down resistance (when the host controller function is selected) | $\mathrm{R}_{\mathrm{pd}}$ | 14.25 | 24.80 | k $\Omega$ |  |



Figure 2.61 DP and DM Output Timing (Low Speed)


Figure 2.62 Test Circuit (Low Speed)

Table 2.43 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=3.0$ to $3.6 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=A V S S 0=A V S S 1=A V S S 2=0 V, T_{a}=T_{\text {opr }}$,
UCLK $=48 \mathrm{MHz}$, PCLKA $=8$ to 120 MHz, PCLKB $=8$ to 60 MHz

| Item |  | Symbol | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input characteristics | Input high-level voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | V |  |
|  | Input low-level voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | 0.8 | V |  |
|  | Differential input sensitivity | $\mathrm{V}_{\mathrm{DI}}$ | 0.2 | - | V | \| DP - DM | |
|  | Differential common mode range | $\mathrm{V}_{\mathrm{CM}}$ | 0.8 | 2.5 | V |  |
| Output characteristics | Output high-level voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.8 | 3.6 | V | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |
|  | Output low-level voltage | $\mathrm{V}_{\text {OL }}$ | 0.0 | 0.3 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
|  | Cross-over voltage | $\mathrm{V}_{\text {CRS }}$ | 1.3 | 2.0 | V | Figure 2.63 |
|  | Rise time | $t_{\text {FR }}$ | 4 | 20 | ns |  |
|  | Fall time | $\mathrm{t}_{\text {FF }}$ | 4 | 20 | ns |  |
|  | Rise/fall time ratio | $\mathrm{t}_{\text {FR }} / \mathrm{t}_{\text {fF }}$ | 90 | 111.11 | \% | $\mathrm{t}_{\mathrm{FR}} / \mathrm{t}_{\mathrm{FF}}$ |
|  | Output resistance | $\mathrm{Z}_{\mathrm{DRV}}$ | 28 | 44 | $\Omega$ | Rs $=22 \Omega$ included |
| Pull-up and pull-down characteristics | DP pull-up resistance (when the function controller function is selected) | $\mathrm{R}_{\mathrm{pu}}$ | 0.900 | 1.575 | k $\Omega$ | Idle state |
|  |  |  | 1.425 | 3.090 | k $\Omega$ | At transmission and reception |
|  | DP/DM pull-down resistance (when the host controller function is selected) | $\mathrm{R}_{\mathrm{pd}}$ | 14.25 | 24.80 | k $\Omega$ |  |



Figure 2.63 DP and DM Output Timing (Full-Speed)


Figure 2.64 Test Circuit (Full-Speed)

### 2.6 A/D Conversion Characteristics

Table 2.44 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (1)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2 \leq 5.5 \mathrm{~V}$,
VSS $=$ VSS_USB $=A V S S \overline{0}=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$, PCLKB $=$ PCLKD $=8$ to $60 \mathrm{MHz}^{* 1}$,
Source impedance $=1.0 \mathrm{k} \Omega$

| Item |  |  |  | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 12 | 12 | 12 | Bit |  |
| Analog input capacitance |  |  |  | - | - | 30 | pF |  |
| Conversion time*2 (Operation at PCLKD $=60 \mathrm{MHz}$ ) | AN000 to AN002, AN100 to AN102 | Channel-dedicated sample-and-hold circuits in use | Constant sampling enabled | 1.00 | - | - | $\mu \mathrm{s}$ | - Sampling time: 24 PCLKD |
|  |  |  | Constant sampling disabled | 1.40 | - | - |  | - Sampling time of channel-dedicated sample-and-hold circuits: 24 PCLKD <br> - Sampling time: 24 PCLKD |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | 0.90 | - | - |  | - Sampling time: 30 PCLKD |
|  | AN003 to AN006, AN103 to AN106 |  |  | 0.90 | - | - |  | - Sampling time: 30 PCLKD |
|  | AN007, AN107, AN200 to AN211 |  |  | 0.95 | - | - |  | - Sampling time: 33 PCLKD |
|  | AN216 to AN217 |  |  | 1.05 | - | - |  | - Sampling time: 39 PCLKD |
| Offset error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 6.0$ | LSB | AN000 to AN002, AN100 to AN102 = 0.2 V |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 5.0$ |  |  |
| Full-scale error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 5.5$ |  | $\begin{aligned} & \text { AN000 to AN002 }=\text { AVCC0 }-0.2 \mathrm{~V} \\ & \text { AN100 to AN102 }=\text { AVCC1 }-0.2 \mathrm{~V} \end{aligned}$ |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 4.5$ |  |  |
| Quantization error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 0.5$ | - |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 0.5$ | - |  |  |
| Absolute accuracy | ANOOO to AN002, AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 3.0$ | $\pm 6.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN003 to AN007, AN103 to AN107 |  |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN200 to AN211 |  |  | - | $\pm 2.5$ | $\pm 5.5$ |  |  |
|  | AN216 to AN217 |  |  | - | $\pm 2.5$ | $\pm 6.5$ |  |  |
| DNL differential nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.0$ | $\pm 2.5$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.0$ | $\pm 1.5$ |  |  |
| INL integral nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 4.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 2.5$ |  |  |
| Holding time of the channel-dedicated sample-and-hold circuit |  |  |  | - | - | 20 | $\mu \mathrm{s}$ |  |
| Dynamic range | AN000 to AN002 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \hline \text { AVCCO } \\ -0.2 \end{gathered}$ | V |  |
|  | AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCC1 } \\ -0.2 \end{gathered}$ |  |  |

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during $A / D$ conversion, values may not fall within the above ranges.
Note 1. When PCLKD was higher than $40 \mathrm{MHz}, 0.01-\mu \mathrm{F}$ capacitors were placed in parallel with the $0.1-\mu \mathrm{F}$ capacitors between AVCCO and AVSS0, AVCC1 and AVSS1, and AVCC2 and AVSS2 for measurement of the A/D conversion characteristics.
Note 2. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 2.45 12-Bit A/D (Unit 0, 1, 2) Conversion Characteristics (2)
Conditions: VCC $=2.7$ to $4.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $4.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{AVCC} 0=\mathrm{AVCC}=\mathrm{AVCC} 2<4.5 \mathrm{~V}$,
VSS $=$ VSS_USB $=A V S \bar{S} 0=A V S S 1=A V S S 2=0 \mathrm{~V}, T_{a}=T_{\text {opr }}, P C L K B=P C L K D=8$ to 40 MHz ,
Source impedance $=1.0 \mathrm{k} \Omega$

| Item |  |  |  | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 12 | 12 | 12 | Bit |  |
| Analog input capacitance |  |  |  | - | - | 30 | pF |  |
| Conversion time ${ }^{* 1}$ <br> (Operation at <br> PCLKD $=40 \mathrm{MHz}$ ) | AN000 to AN002, AN100 to AN102 | Channel-dedicated sample-and-hold circuits in use | Constant sampling enabled | 1.35 | - | - | $\mu \mathrm{s}$ | - Sampling time: 18 PCLKD |
|  |  |  | Constant sampling disabled | 1.80 | - | - |  | - Sampling time of channel-dedicated sample-and-hold circuits: 18 PCLKD <br> - Sampling time: 18 PCLKD |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | 1.13 | - | - |  | - Sampling time: 21 PCLKD |
|  | AN003 to AN006, AN103 to AN106 |  |  | 1.13 | - | - |  | - Sampling time: 21 PCLKD |
|  | AN007, AN107, AN200 to AN211 |  |  | 1.20 | - | - |  | - Sampling time: 24 PCLKD |
|  | AN216 to AN217 |  |  | 1.28 | - | - |  | - Sampling time: 27 PCLKD |
| Offset error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 7.5$ | LSB | AN000 to AN002, AN100 to AN102 = 0.2 V |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 6.5$ |  |  |
| Full-scale error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.5$ | $\pm 7.5$ |  | $\begin{aligned} & \text { AN000 to AN002 }=\text { AVCCO }-0.2 \mathrm{~V} \\ & \text { AN100 to AN102 }=\text { AVCC1 }-0.2 \mathrm{~V} \end{aligned}$ |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 6.5$ |  |  |
| Quantization error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 0.5$ | - |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 0.5$ | - |  |  |
| Absolute accuracy | ANOOO to AN002, AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 4.0$ | $\pm 8.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN003 to AN007, AN103 to AN107 |  |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN200 to AN211 |  |  | - | $\pm 2.5$ | $\pm 7.0$ |  |  |
|  | AN216 to AN217 |  |  | - | $\pm 2.5$ | $\pm 8.0$ |  |  |
| DNL differential nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 1.0$ | $\pm 4.5$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.0$ | $\pm 3.5$ |  |  |
| INL integral nonlinearity error |  | Channel-dedicated sample-andhold circuits in use |  | - | $\pm 2.0$ | $\pm 5.0$ |  |  |
|  |  | Channel-dedicated sample-andhold circuits not in use |  | - | $\pm 1.5$ | $\pm 3.5$ |  |  |
| Channel-dedicated sample-and-hold characteristics of hold circuits |  |  |  | - | - | 20 | $\mu \mathrm{s}$ |  |
| Dynamic range | AN000 to AN002 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCCO } \\ -0.2 \end{gathered}$ | V |  |
|  | AN100 to AN102 | Channel-dedicated sample-andhold circuits in use |  | 0.2 | - | $\begin{gathered} \text { AVCC1 } \\ -0.2 \end{gathered}$ |  |  |

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during $A / D$ conversion, values may not fall within the above ranges.
Note 1. The conversion time is the sum of the sampling time and the comparison time. The numbers of sampling-clock cycles are indicated as the test conditions.

Table 2.46 A/D Internal Reference Voltage Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC} 1=\mathrm{AVCC2}=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=A V S S 1=A V S S 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$, PCLKB $=$ PCLKD $=8$ to 60 MHz

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| ---: | :---: | :---: | :---: | :---: | :---: |
| A/D internal reference voltage | 1.20 | 1.25 | 1.30 | V |  |

Note: The above specification values apply during normal operations.

### 2.7 Programmable Gain Amplifier Characteristics

Table 2.47 Programmable Gain Amplifier Characteristics (single-ended input)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS $0=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $\mathrm{V}_{10}$ | - | 3 | 8 | mV |  |
| Single-ended input voltage range | $\mathrm{V}_{\text {ISR }}$ | $\mathrm{V}_{\mathrm{OR}}(\mathrm{min}) / \mathrm{G}$ | - | $\mathrm{V}_{\mathrm{OR}}(\mathrm{min}) / \mathrm{G}$ | V |  |
| Output voltage range | $\mathrm{V}_{\text {OR }}$ | $0.10 \times$ AVCCn | - | $0.90 \times$ AVCCn |  | $\mathrm{G}=2.000$ to 3.636 |
|  |  | $0.15 \times$ AVCCn | - | $0.85 \times$ AVCCn |  | $\mathrm{G}=4.000$ to 6.667 |
|  |  | $0.20 \times$ AVCCn | - | $0.80 \times$ AVCCn |  | G $=8.000$ to 20.000 |
| Gain | G | 2.000 | - | 20.000 | Linear gain |  |
| Gain error | $\mathrm{E}_{G}$ | - | $\pm 0.5$ | $\pm 2.0$ | \% | $\mathrm{G}=2.000$ |
|  |  | - | $\pm 0.5$ | $\pm 2.0$ |  | $\mathrm{G}=2.500$ |
|  |  | - | $\pm 0.5$ | $\pm 2.0$ |  | $\mathrm{G}=3.077$ |
|  |  | - | $\pm 0.5$ | $\pm 2.0$ |  | $\mathrm{G}=3.636$ |
|  |  | - | $\pm 0.6$ | $\pm 2.0$ |  | $\mathrm{G}=4.000$ |
|  |  | - | $\pm 0.6$ | $\pm 2.0$ |  | $\mathrm{G}=4.444$ |
|  |  | - | $\pm 0.7$ | $\pm 2.0$ |  | $\mathrm{G}=5.000$ |
|  |  | - | $\pm 0.7$ | $\pm 3.0$ |  | $\mathrm{G}=6.667$ |
|  |  | - | $\pm 0.7$ | $\pm 3.0$ |  | $\mathrm{G}=8.000$ |
|  |  | - | $\pm 0.7$ | $\pm 4.0$ |  | $\mathrm{G}=10.000$ |
|  |  | - | $\pm 1.1$ | $\pm 4.0$ |  | $\mathrm{G}=13.333$ |
|  |  | - | $\pm 1.3$ | $\pm 4.0$ |  | G $=20.000$ |
| Slew rate | SR | 10 | - | - | $\mathrm{V} / \mathrm{\mu s}$ |  |
| Operation stabilization time | $\mathrm{t}_{\text {start }}$ | - | - | 5 | $\mu \mathrm{s}$ |  |

$\mathrm{n}=0$ and 1

Table 2.48 Programmable Gain Amplifier Characteristics (pseudo-differential input)
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { VSS_USB }=\text { AVSS̄0 }=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions*1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $\mathrm{V}_{10}$ | - | 10 | 20 | mV |  |
| Differential input voltage range | $V_{\text {IDR }}$ | $\begin{gathered} -0.28 \times \\ \text { AVCCn } / \mathrm{G} \end{gathered}$ | - | $\begin{gathered} 0.28 \times \\ \text { AVCCn } / \mathrm{G} \end{gathered}$ | V |  |
| Output voltage range | $\mathrm{V}_{\mathrm{OR}}$ | $0.22 \times$ AVCCn | - | $0.78 \times$ AVCCn |  |  |
| Input voltage range (PGAVSSn) | $\mathrm{V}_{\text {I(PGAVSS) }}$ | -0.5 | - | 0.3 |  | AVCCn < 4.3V |
|  |  | -0.5 | - | 0.6 |  | AVCCn $\geq 4.3 \mathrm{~V}$ |
| Gain error | $\mathrm{E}_{G}$ | - | $\pm 0.5$ | $\pm 2.0$ | \% | $\mathrm{G}=1.500$ |
|  |  | - | $\pm 0.5$ | $\pm 2.0$ |  | $\mathrm{G}=4.000$ |
|  |  | - | $\pm 0.8$ | $\pm 3.0$ |  | $\mathrm{G}=7.000$ |
|  |  | - | $\pm 1.2$ | $\pm 4.0$ |  | $\mathrm{G}=12.333$ |
| Slew rate | SR | 10 | - | - | V/ $/$ s |  |
| Operation stabilization time | $\mathrm{t}_{\text {start }}$ | - | - | 5 | $\mu \mathrm{s}$ |  |

$\mathrm{n}=0$ and 1
Note 1. When AVCCO $=$ AVCC1 $=A V C C 2 \geq 4.0 \mathrm{~V}$, VOLSR.PGAVLS $=0$
When AVCCO $=$ AVCC1 $=$ AVCC2 $<4.0 \mathrm{~V}$, VOLSR.PGAVLS $=1$


Figure 2.65 Input and Output Signal Levels with the PGA's Pseudo-Differential Setting

### 2.8 Comparator Characteristics

Table 2.49 Comparator Characteristics
Conditions: VCC $=2.7$ to 5.5 V , VCC_USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,
VSS $=$ VSS_USB $=$ AVSS $0=$ AVSS1 $=$ AVSS2 $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $\mathrm{V}_{10}$ | - | 8 | 40 | mV |  |
| Reference input voltage range | $\mathrm{V}_{\text {ref }}$ | 0 | - | AVCC1 | V | $\begin{aligned} & \text { CMPSEL1.CVRS[3:0] = } \\ & \text { 0100b, 1000b } \end{aligned}$ |
|  |  | 0 | - | AVCC2 |  | CMPSEL1.CVRS[3:0] = 0001b, 0010b |
| Response time | $\mathrm{t}_{\text {tot(r) }}$ | - | - | 200 | ns | $\begin{aligned} & \text { VOD }=100 \mathrm{mV} \\ & \text { CMPCTL.CDFS[1:0] }=00 \mathrm{~b} \end{aligned}$ |
|  | $\mathrm{t}_{\text {tot(f) }}$ | - | - | 200 |  |  |
| Waiting time for stabilization following switching of the input | $\mathrm{t}_{\text {cwait }}$ | 300 | - | - |  |  |
| Operation stabilization time | $\mathrm{t}_{\text {cmp }}$ | - | - | 1 | $\mu \mathrm{s}$ |  |



Figure 2.66 Comparator Response Time

### 2.9 D/A Conversion Characteristics

Table 2.50 D/A Conversion Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC}$ USB $=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { VSS_USB }=\text { AVSS0 }=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}
$$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | 12 | 12 | 12 | Bit |  |
| Absolute accuracy | - | - | $\pm 6.0$ | LSB | 2-M $\Omega$ resistive load, 10-bit <br> conversion |
| Differential nonlinearity error (DNL) | - | $\pm 1.0$ | $\pm 2.0$ | LSB | 2-M $\Omega$ resistive load |
| Output resistance $\left(\mathrm{R}_{\mathrm{o}}\right)$ | - | 5.7 | - | $\mathrm{k} \Omega$ |  |
| Conversion time | - | - | 3 | $\mu \mathrm{~s}$ | 20-pF capacitive load |

### 2.10 Temperature Sensor Characteristics

Table 2.51 Temperature Sensor Characteristics
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_U S B=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V , $\mathrm{VSS}=\mathrm{VSS}$ _USB $=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$, PCLKB $=$ PCLKD $=8$ to 60 MHz

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Relative accuracy | - | $\pm 1.0$ | - | ${ }^{\circ} \mathrm{C}$ |  |
| Temperature slope | - | -2.0 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Output voltage | - | 0.63 | - | V | $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |
| Temperature sensor start time | - | - | 200 | $\mu \mathrm{~s}$ |  |
| Sampling time*1 | 3 | - | - | $\mu \mathrm{s}$ |  |

Note 1. Set the S12AD2.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification.

### 2.11 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 2.52 Power-on Reset Circuit and Voltage Detection Circuit Characteristics
Conditions: VCC = 2.7 to $5.5 \mathrm{~V}, \mathrm{VCC} \_U S B=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCCO}=\mathrm{AVCC} 1=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\text { VSS }=\text { VSS_USB }=\text { AVSS } 00=\text { AVSS1 }=\text { AVSS2 }=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}
$$

| Item |  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection level | Power-on reset (POR) | $\mathrm{V}_{\text {POR }}$ | 2.46 | 2.58 | 2.70 | V | Figure 2.67 |
|  | Voltage detection circuit (LVD0) | $\mathrm{V}_{\text {det0_1 }}$ | 4.04 | 4.22 | 4.40 |  | Figure 2.68 |
|  |  | $\mathrm{V}_{\text {det0_2 }}$ | 2.71 | 2.83 | 2.95 |  |  |
|  | Voltage detection circuit (LVD1) | $\mathrm{V}_{\text {det1_0 }}$ | 4.39 | 4.57 | 4.75 |  | Figure 2.69 |
|  |  | $\mathrm{V}_{\text {det1_1 }}$ | 4.29 | 4.47 | 4.65 |  |  |
|  |  | $V_{\text {det1_2 }}$ | 4.14 | 4.32 | 4.50 |  |  |
|  |  | $\mathrm{V}_{\text {det1_3 }}$ | 2.81 | 2.93 | 3.05 |  |  |
|  |  | $\mathrm{V}_{\text {det1_4 }}$ | 2.76 | 2.88 | 3.00 |  |  |
|  | Voltage detection circuit (LVD2) | $V_{\text {det2_0 }}$ | 4.39 | 4.57 | 4.75 |  | Figure 2.70 |
|  |  | $\mathrm{V}_{\text {det2_1 }}$ | 4.29 | 4.47 | 4.65 |  |  |
|  |  | $\mathrm{V}_{\text {det2_2 }}$ | 4.14 | 4.32 | 4.50 |  |  |
|  |  | $\mathrm{V}_{\text {det2_3 }}$ | 2.81 | 2.93 | 3.05 |  |  |
|  |  | $\mathrm{V}_{\text {det2_4 }}$ | 2.76 | 2.88 | 3.00 |  |  |
| Internal reset time | Power-on reset time | $\mathrm{t}_{\text {POR }}$ | - | 13.7 | - | ms | Figure 2.67 |
|  | LVD0 reset time | $\mathrm{t}_{\text {LVDO }}$ | - | 0.70 | - |  | Figure 2.68 |
|  | LVD1 reset time | $\mathrm{t}_{\text {LVD1 }}$ | - | 0.57 | - |  | Figure 2.69 |
|  | LVD2 reset time | $t_{\text {LVD2 }}$ | - | 0.57 | - |  | Figure 2.70 |
| Minimum VCC down time |  | $\mathrm{t}_{\text {VofF }}$ | 200 | - | - | $\mu \mathrm{s}$ | Figure 2.67, <br> Figure 2.68 |
| Response delay time |  | $\mathrm{t}_{\text {det }}$ | - | - | 200 | $\mu \mathrm{s}$ | Figure 2.67 to Figure 2.70 |
| LVD operation stabilization time (after LVD is enabled) |  | $\mathrm{T}_{\mathrm{d}(\mathrm{E}-\mathrm{A})}$ | - | - | 20 | $\mu \mathrm{s}$ | Figure 2.69, <br> Figure 2.70 |
| Hysteresis width (LVD1 and LVD2) |  | $\mathrm{V}_{\text {LVH }}$ | - | 80 | - | mV |  |

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels $\mathrm{V}_{\text {POR }}, \mathrm{V}_{\text {det } 1, ~}$ and $V_{\text {det2 }}$ for the POR/ LVD.


Figure 2.67 Power-on Reset Timing


Figure 2.68 Voltage Detection Circuit Timing ( $\mathrm{V}_{\text {det0 }}$ )


Figure 2.69 Voltage Detection Circuit Timing ( $\mathbf{V}_{\text {det1 }}$ )


Figure 2.70 Voltage Detection Circuit Timing ( $\mathbf{V}_{\text {det2 }}$ )

### 2.12 Oscillation Stop Detection Timing

Table 2.53 Oscillation Stop Detection Circuit Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V ,

$$
\mathrm{VSS}=\mathrm{VSS} \_\mathrm{USB}=\mathrm{AVSS} 0=\mathrm{AVSS} 1=\mathrm{AVSS} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}
$$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection time | $\mathrm{t}_{\mathrm{dr}}$ | - | - | 1 | ms | Figure 2.71 |



Figure 2.71 Oscillation Stop Detection Timing

### 2.13 Flash Memory Characteristics

Table 2.54 Code Flash Memory Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_\mathrm{USB}=2.7$ to 5.5 V , $\mathrm{AVCCO}=\mathrm{AVCC1}=\mathrm{AVCC} 2=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$,
Temperature range for program/erase: $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\mathrm{opr}}$

| Item |  | Symbol | FCLK $=4 \mathrm{MHz}$ |  |  | $20 \mathrm{MHz} \leq$ FCLK $\leq 60 \mathrm{MHz}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Program time ( $\mathrm{N}_{\text {PEC }} \leq 100$ cycles) | 256 bytes |  | $t_{\text {P256 }}$ | - | 0.9 | 13.2 | - | 0.4 | 6 | ms |  |
|  | 8 Kbytes | $\mathrm{t}_{\text {P8K }}$ | - | 29 | 176 | - | 13 | 80 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\text {P32K }}$ | - | 116 | 704 | - | 52 | 320 |  |  |
| Program time <br> ( $\mathrm{NPEC}^{>} 100$ cycles) | 256 bytes | $t_{\text {P256 }}$ | - | 1.1 | 15.8 | - | 0.5 | 7.2 |  |  |
|  | 8 Kbytes | $\mathrm{t}_{\text {P8K }}$ | - | 35 | 212 | - | 16 | 96 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\text {P32K }}$ | - | 140 | 848 | - | 64 | 384 |  |  |
| Erase time <br> ( $\mathrm{N}_{\text {PEC }} \leq 100$ cycles) | 8 Kbytes | $\mathrm{t}_{\mathrm{E} 8 \mathrm{~K}}$ | - | 71 | 216 | - | 39 | 120 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\text {E32K }}$ | - | 254 | 864 | - | 141 | 480 |  |  |
| Erase time <br> ( $\mathrm{N}_{\text {PEC }}>100$ cycles) | 8 Kbytes | $\mathrm{t}_{\mathrm{E} 8 \mathrm{~K}}$ | - | 85 | 260 | - | 47 | 144 |  |  |
|  | 32 Kbytes | $\mathrm{t}_{\text {E32K }}$ | - | 304 | 1040 | - | 169 | 576 |  |  |
| Program/erase cycles*1 |  | $\mathrm{N}_{\text {PEC }}$ | 1000*2 | - | - | 1000*2 | - | - | Cycles |  |
| Program suspend latency |  | $t_{\text {SPD }}$ | - | - | 264 | - | - | 120 | $\mu \mathrm{s}$ |  |
| Primary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {SESD1 }}$ | - | - | 216 | - | - | 120 |  |  |
| Secondary erase suspend latency in suspend priority mode |  | ${ }^{\text {t SESD2 }}$ | - | - | 1.7 | - | - | 1.7 | ms |  |
| Erase suspend latency in erase priority mode |  | ${ }^{\text {t SEED }}$ | - | - | 1.7 | - | - | 1.7 |  |  |
| Forced stop command |  | $\mathrm{t}_{\text {FD }}$ | - | - | 32 | - | - | 20 | $\mu \mathrm{s}$ |  |
| Data retention*3, *4 |  | $\mathrm{t}_{\text {DRP }}$ | 20 | - | - | 20 | - | - | Year | $\mathrm{T}_{\mathrm{a}} \leq 85^{\circ} \mathrm{C}$ |
|  |  | 10 | - | - | 10 | - | - | $\mathrm{T}_{\mathrm{a}} \leq 105^{\circ} \mathrm{C}$ |  |  |

Note 1. Definition of program/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is $n$, each block can be erased $n$ times. For instance, when 256-byte program is performed 32 times for different addresses in 8 -Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).
Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
Note 4. These values are based on the results of reliability testing.

Table 2.55 Data Flash Memory Characteristics
Conditions: VCC $=2.7$ to $5.5 \mathrm{~V}, \mathrm{VCC} \_U S B=2.7$ to $5.5 \mathrm{~V}, \mathrm{AVCC0}=\mathrm{AVCC1}=\mathrm{AVCC2}=3.0$ to 5.5 V , VSS $=$ VSS_USB $=$ AVSS0 $=$ AVSS1 $=A V S S 2=0 \mathrm{~V}$,
Temperature range for program/erase: $\mathrm{T}_{\mathrm{a}}=\mathrm{T}_{\text {opr }}$

| Item |  | Symbol | FCLK $=4 \mathrm{MHz}$ |  |  | $20 \mathrm{MHz} \leq \mathrm{FCLK} \leq 60 \mathrm{MHz}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Program time | 4 bytes |  | $\mathrm{t}_{\mathrm{DP} 4}$ | - | 0.36 | 3.8 | - | 0.16 | 1.7 | ms |  |
| Erase time | 64 bytes | $t_{\text {DE64 }}$ | - | 3.1 | 18 | - | 1.7 | 10 |  |  |
| Blank check time | 4 bytes | $\mathrm{t}_{\mathrm{DBC}}$ | - | - | 84 | - | - | 30 | $\mu \mathrm{s}$ |  |
|  | 64 bytes | $t_{\text {DBC64 }}$ | - | - | 280 | - | - | 100 |  |  |
|  | 2 Kbytes | $\mathrm{t}_{\mathrm{DBC} 2 \mathrm{~K}}$ | - | - | 6160 | - | - | 2200 |  |  |
| Program/erase cycles*1 |  | $\mathrm{N}_{\text {DPEC }}$ | $\underset{* 2}{100000}$ | - | - | $\underset{* 2}{100000}$ | - | - | Cycles |  |
| Program suspend latency |  | $t_{\text {DSPD }}$ | - | - | 264 | - | - | 120 | $\mu \mathrm{s}$ |  |
| Primary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {DSESD1 }}$ | - | - | 216 | - | - | 120 |  |  |
| Secondary erase suspend latency in suspend priority mode |  | $\mathrm{t}_{\text {DSESD2 }}$ | - | - | 300 | - | - | 300 |  |  |
| Erase suspend latency in erase priority mode |  | $\mathrm{t}_{\text {DSEED }}$ | - | - | 300 | - | - | 300 |  |  |
| Forced stop command |  | $\mathrm{t}_{\text {FD }}$ | - | - | 32 | - | - | 20 |  |  |
| Data retention*3, *4 |  | $\mathrm{t}_{\text {DDRP }}$ | 20 | - | - | 20 | - | - | Year | $\mathrm{T}_{\mathrm{a}} \leq 85^{\circ} \mathrm{C}$ |
|  |  | 10 | - | - | 10 | - | - | $\mathrm{T}_{\mathrm{a}} \leq 105^{\circ} \mathrm{C}$ |  |  |

Note 1. Definition of program/erase cycle:
The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n , each block can be erased $n$ times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).
Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
Note 4. These values are based on the results of reliability testing.


Figure 2.72 Flash Memory Program/Erase Suspend Timing

## Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corporation website.


Figure A 144-Pin LFQFP (PLQP0144KA-B)


Figure B 100-Pin LFQFP (PLQP0100KB-B)

## REVISION HISTORY

## RX72T Group Datasheet

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update - Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date |  | Description | Classification |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Page | Summary |  |
| 1.00 | Feb 08, 2019 | - | First edition, issued |  |
| 1.10 | Oct 06, 2023 | All | Changed the chapter structure |  |
|  |  | 1. Overview |  |  |
|  |  | 8 | Table 1.1 Outline of Specifications (7/9), changed |  |
|  |  | 13 | Table 1.3 List of Products, changed |  |
|  |  | 14 | Figure 1.1 How to Read the Product Part Number, changed |  |
|  |  | 16 | Table 1.4 Pin Functions (1/6), changed |  |
|  |  | 2. Electrical Characteristics |  |  |
|  |  | 49 | Table 2.3 Recommended operating conditions (2), changed | TN-RX*-A0270A/E |
|  |  | 57 | Table 2.11 Standard Output Characteristics (1), added | TN-RX*-A0219A/E |
|  |  | 58 | Table 2.12 Standard Output Characteristics (2), added |  |
|  |  | 105 | Table 2.47 Programmable Gain Amplifier Characteristics (single-ended input), changed |  |
|  |  |  | Table 2.48 Programmable Gain Amplifier Characteristics (pseudodifferential input), changed |  |
|  |  | 113 | Table 2.54 Code Flash Memory Characteristics, changed | TN-RX*-A0249A/E |
|  |  | 114 | Table 2.55 Data Flash Memory Characteristics, changed |  |

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation
4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.).
7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

