

RAA457100GBM

Wireless Charging System Receiver IC for Low Power Applications

R19DS0094EJ0100 Rev.1.00 2017.02.28

1. Product Outline


Description

RAA457100 is a receiver IC for low power wireless charging system. RAA457100 performs battery charging by wireless transmission power and DC power supply to receiver application system from battery. When RAA458100 is used in a transmitter, a wireless charging system with bi-directional communication can be constructed.

Features

- Wireless battery charging
- DC power supply to application system by high efficiency DCDC converter
- Monitoring some pin voltages such as rectified output voltage, battery voltage by 12bit A/D converter
- Modulation/Demodulation function for bi-directional communication between transmitter and receiver
- Transmitter system(RAA458100) can read and write RAA457100 registers for setting charge control parameters
- Function which converts wireless communication to 2-wrie serial communication for communication between transmitter and receiver application system
- Battery protection, Low battery voltage detection

2. Block Diagram (Example for Application Circuit)



RAA457100GBM 3. Pin Functions


3. Pin Functions

Pin No.	Pin Name	A/D *1	I/O *2	Function	Remark
A6,B6,F4	GND	-	-	Ground	Connect to minus terminal of battery
A1,B1	RGND	-	-	Ground for Rectifier, Load modulation driver, Clamp driver	Connect to minus terminal of battery
B7,C7	SGND	-	-	Ground for DCDC converter, application system	Connected to discharge control FET on chip
A5,B5	BAT	Α	I/O	Battery terminal	Connect to plus terminal of battery
A2	VIN1	Α	I	Input terminal 1 to rectifier	-
B2	VIN2	Α	I	Input terminal 2 to rectifier	-
A3,B3	RECT	Α	I/O	Rectified output terminal	Connect C _{RECT} between RECT and RGND
C1	COM1	Α	0	Load modulation driver output terminal 1	Connect C _{CM1} between COM1 and VIN1
F1	COM2	Α	0	Load modulation driver output terminal 2	Connect C _{CM2} between COM2 and VIN2
D1	CLMP1	Α	0	Clamp driver output terminal 1	Connect C _{CP1} between CLMP1 and VIN1
E1	CLMP2	Α	0	Clamp driver output terminal 2	Connect C _{CP2} between CLMP2 and VIN2
D4	VDDB	А	0	Regulated 3.0V output (inside usage)	Connect C _{VDDB} between VDDB and GND
D5	VDDW	А	0	Regulated 2.7V output (inside usage, reference voltage for thermistor)	Connect C _{VDDW} between VDDW and GND Connect to pull up resistor R _{THM} of NTC thermistor
A4,B4	VCC	А	0	VCC regulator output (Power supply for DCDC converter)	Connect C _{VCC} between VCC and GND
C4	RIMON	А	0	External resistor connection for output current limit Monitor of VCC regulator output current	Connect R _{IVCC} between RIMON and GND
C5	RICHG	А	0	External resistor connection for current setting of constant current charging	Connect R _{ICHG} between RICHG and GND
D6	ТНМ	Α	I	Thermistor voltage input terminal	Divided VDDW voltage by R _{THM} and NTC thermistor
A7	LX	Α	0	DCDC converter switching output terminal	-
C6	SYS	Α	I	DCDC converter output voltage feedback terminal	-
E7	DDEN	D	ı	DCDC converter enable control terminal	-
D7	SD	D	ı	Shut down control terminal	-
E5	MODE	D	0	Operation mode notification output	Open drain
E6	CHG/INT	D	0	Charging status notification output/ Interruption signal output for Rx application system	Open drain
F7	BUZ	D	0	Low battery voltage notification	Open drain
F3	MS	D	ı	Master or slave setting for 2-wire serial interface	Connect to VDDB or GND
F6	SCL	D	I/O	Clock input or output for 2-wire serial interface	Connect pullup resistor R _{SCL}
F5	SDA	D	I/O	Data input or output for 2-wire serial interface	Connect pullup resistor R _{SDA}
E2	DDST0	D	ı	DCDC converter output voltage setting 1	Connect to VDDB or GND
F2	DDST1	D	1	DCDC converter output voltage setting 2	Connect to VDDB or GND
D2	ATR	D	· 	Enable automatic control of rectifier	Connect to VDDB or GND
D3	ATCHG	D		Enable automatic start of battery charging	Connect to VDDB or GND
E3	ATPC	D		Enable automatic transmission power control function	Connect to VDDB or GND
C3	WRC	D	<u> </u>	Enable contact battery charging	Connect to GND in wireless charging system
C2	TEST		'	Test only	Connect to GND
⁰²	IESI			I est Offix	Connect to GND


^{*1} A : Analog signal including power supply, D : Digital signal
*2 I : Input terminal, O : Output terminal, I/O : Input and Output terminal

4. Pin Configuration

Top View



Bottom View (Ball Side)



5. Absolute Maximum Ratings (Tj=25[degC] unless otherwise noted.)

Item	Symbol	Value	Unit	Remark
	VIN1, VIN2, CLMP1, CLMP2, COM1, COM2, RECT	18	V	
Dinyeltege	BAT, VCC, SD, DDEN, CHG/INT, MODE, SDA, SCL	-0.3 to 5	V	
Pin voltage	RIMON, RICHG, THM, WRC, ATR, ATCHG, ATPC DDST0, DDST1, MS, TEST	-0.3 to VDDB + 0.3	V	
	SYS, BUZ	-0.3 to VCC + 0.3	V	5V maximum
Operating temperature	Та	-20 to 50	degC	
Junction temperature Tj		-20 to 70	degC	
Storage temperature	Tstg	-20 to 70	degC	

6. Recommended Operating Conditions

Item	Symbol	Value	Unit	Remark
RECT pin voltage	V _{RECT}	3.5 to 6.0	٧	
BAT pin voltage	V _{BAT}	3.2 to 4.35	٧	

RAA457100GBM 7. Electrical Characteristics

7. Electrical Characteristics

Tj=25[degC] unless otherwise noted.

Item	Symbol	Condition	min	typ	max	Unit
Rectified output voltage detection						
Rectified output voltage lower limit	V _{RECT_UVLO}	V _{RECT} is raised (hysteresis voltage 100mV)	2.9	3.0	3.1	V
Rectified output voltage upper limit	V _{RECT_OVD}	V _{RECT} is raised (hysteresis voltage 7V)	13	14	15	٧
Circuit current	•					
Current at charge mode	I _{RECT_CM}	V _{RECT} =5V, V _{CC} =no load	-	1.0	2.0	mA
Current at discharge mode	I _{BAT_DM}	V _{RECT} =0V, V _{BAT} =3.8V, V _{CC} =no load, MS=H	-	25	-	uA
Current at shut down mode	I _{BAT_SD}	V _{RECT} =0V, V _{BAT} =3.0V	-	1	-	uA
Regulator for on chip circuit	•					•
3.0V regulator output voltage	V _{DDB}	V _{RECT} =5V, I _{SOURCE} =1mA	2.85	3.00	3.15	V
2.7V regulator output voltage	V _{DDW}	V _{RECT} =5V, I _{SOURCE} =30uA	2.60	2.70	2.80	V
VCC regulator	•		•			•
VCC regulator output voltage	V _{CC}	V _{RECT} =V _{BAT} +500mV, V _{BAT} =3.8V	V _{BAT} +0.2	V _{BAT} +0.3	V _{BAT} +0.4	V
Output current	I _{LIM}		-	-	80	mA
Battery charging	•		•		•	
Charge start voltage	V _{START}	V _{BAT} is raised (hysteresis voltage 100mV)	-	1.5	-	V
Fast charge start voltage	V _{QCHGON}	V _{BAT} is raised (hysteresis voltage 100mV)	-	3.0	-	V
Charge control voltage range	V _{CHG}		4	.05, 4.20, 4.3	35	V
Charge control voltage error	V _{CHG_ERR}	I_{BAT} =0.2 x I_{CHGR} , R_{ICHG} =5.6kΩ	-50	-	+50	mV
Trickle charge current	I _{PRECHG}			0.1 x I _{CHGR}		-
Trickle charge current error	I _{PRECHG_ERR}	I_{BAT} =0.1 x I_{CHGR} , R_{ICHG} =5.6kΩ	-50	-	+50	%
Fast charge current range	I _{CHG}		-	-	70	mA
Fast charge current error	I _{CHG_ERR}	I_{BAT} =0.5 x I_{CHGR} , R_{ICHG} =5.6kΩ	-30	-	+30	%
Charge complete current range	I _{FC}		0.05 x (0.	I _{CHGR} to 0.20 05 x I _{CHGR} st	x I _{CHGR} ep)	-
Charge complete current error	I _{FC_ERR}	I_{BAT} =0.2 x I_{CHGR} , R_{ICHG} =5.6k Ω	-60	-	+60	%
Trickle charge timer range	T _{DCHG}			60, 120, 180		min
Trickle charge timer error	T _{DCHG_ERR}		-	10	-	%
Fast charge timer range	T _{CHG}		18	0, 240, 300, 3	360	min
Fast charge timer error	T _{CHG_ERR}		-	10	-	%
Battery protection	•			•		
Charge overvoltage detection voltage *1	V _{COVD}	BAT to GND differential voltage	-	V _{CHG} +0.1	-	V
Charge overvoltage detection delay time	T _{COVD}		-	256	-	ms
Discharge short circuit current detection voltage	V _{DSCD}	SGND to GND differential voltage	-	160	-	mV
Discharge short circuit current detection delay time	T _{DSCD}		-	250	-	us
Discharge overcurrent detection voltage	V _{DOCD}	SGND to GND differential voltage	-	80	-	mV
Discharge overcurrent detection delay time	T _{DOCD}		-	4	-	ms
Discharge overvoltage detection voltage	V _{DOVD}	BAT to GND differential voltage	-	2.8	-	V
Discharge overvoltage detection delay time	T _{DOVD}		-	32	-	ms

 $^{^{\}star}1\ \ \text{Detection voltage is set to suitable temperature charge control voltage} (V_{\text{CHG}}) + 0.1[V]\ \text{regardless of thermistor temperature}.$

RAA457100GBM 7. Electrical Characteristics

7. Electrical Characteristics (continued)

Tj=25[degC] unless otherwise noted.

Item	Symbol	Condition	min	typ	max	Unit
Low battery voltage detection	•		•			
	.,	V _{SYS} =1.2V,or 1.5V,or 1.8V	3.10	3.20	3.30	T ,,
Low battery detection voltage H	V _{FGHD}	V _{SYS} =3.0V	3.45	3.55	3.65	_
Landa Maria Lata di Santa Maria L	.,	V _{SYS} =1.2V,or 1.5V,or 1.8V	2.95	3.05	3.15	\ ,,
Low battery detection voltage L	V_{FGLD}	V _{SYS} =3.0V	3.25	3.35	3.45	\ \
Low battery voltage detection delay time	T _{FGD}		-	256	-	ms
DCDC converter						
UVLO release voltage (V _{CC} is raised)	V	V _{SYS} =1.2V,or 1.5V,or 1.8V (hysteresis voltage 100mV)	2.80	2.90	3.00	
	V _{DCDC_UVLO}	V _{SYS} =3.0V (hysteresis voltage120mV)	3.20	3.30	3.50	v
Output voltage range	V _{SYS}		1.	2, 1.5, 1.8, 3	3.0	V
Output current range	I _{SYS}	Discharge mode	-	-	100	mA
A/D converter						
Resolution	ADC _{RES}		-	12	-	bit
WPT communication						
Bit rate from RX to TX	BR _{RX2TX}		-	250	-	bps
Bit rate from TX to RX	BR _{TX2RX}		-	125	-	bps
COM, CLAMP driver	•	•	•		•	
ON resistance	R _{ON_DRV}		-	0.5	-	Ω
Leak current	I _{L_DRV}	Pin voltage=15V	-	-	10	uA
Discharge control FET						
ON resistance	R _{ON_DFET}		-	0.4	-	Ω
Resistance between SGND and GND	R _{SG}	V _{DOCD} or V _{DSCD} detection condition	-	5	-	kΩ
SDA, SCL	•				•	•
High level input voltage	V _{IH_I2C}		1.0	-	-	V
Low level input voltage	V _{IL_I2C}		-	-	0.3	V
Low level output voltage	V _{OL_I2C}	I _{SINK} =2mA	-	-	0.2	V
MODE, CHG/INT, BUZ	•		•			•
Low level output voltage	V _{OL_OD}	I _{SINK} =2mA	-	-	0.2	V
Leak current	I _{L_OD}	Pin voltage=3V	-	-	5	uA
DDEN	•	•	•	•	•	•
High level input voltage	V _{IH_DDEN}		1.0	-	-	V
Low level input voltage	V _{IL_DDEN}		-	-	0.3	V
SD		•			•	•
High level input voltage	V _{IH_SD}		2.6	-	-	V
Low level input voltage	V _{IL_SD}		-	-	0.3	V

8. Functions Description (The values described in this chapter are reference values, not guaranteed values.)

8.1 Operation Mode and SD Pin Function

The RAA457100 have shut down mode and charge mode 1 and charge mode 2, and discharge mode. Table 8.1.1 shows outline of each operating mode, and Table 8.1.2 shows function of each operating mode. Figure 8.1.1 shows mode transition and SD pin function.

Table 8.1.1 Outline of each operation mode

Operating mode	Description
Shut down mode	Major functions stop in this mode. The conditions in this mode are no power feed by wireless power transmission and battery, or VDDB voltage is lower than 2.5V. In discharge mode, the current from BAT pin to the circuit of this IC is shut down when low level voltage longer than 1 second is input to SD pin. In this state, if V _{RECT} is lower than V _{RECT_UVLO} , the operating mode changes shut down mode.
Charge mode 1	This IC operates by rectified voltage in this mode. In discharge mode if V_{RECT} is higher than V_{RECT_UVLO} and V_{RECT} is higher than V_{RECT_UVLO} , or in shut down mode if V_{RECT} is higher than V_{RECT_UVLO} , the operating mode changes into charge mode 1.
Charge mode 2	In this mode, battery charging and WPT communication are available. In charge mode 1, if V_{RECT} is higher than 4.5V, and V_{RECT} is higher than V_{BAT} +100mV, the operating mode changes charge mode 2. VCC regulator starts to operate. After VCC regulator starts, VCC regulator continues to operate in condition $V_{RECT} > V_{RECT}_{LUVLO}$, $V_{RECT} < V_{RECT}_{LUVLO}$, $V_{RECT} > V_{BAT}$ +50mV. The transmission power should be controlled so that the rectified voltage is 0.5V higher than battery voltage. It means that charge control circuit and receiver main system can operate well.
Discharge mode	In this mode, this IC operates by battery power. In shut down mode, if high level voltage longer than 1 second is input to SD pin, the operating mode changes into discharge mode. Or in charging mode 1, if V _{RECT} is lower than V _{RECT_UVLO} and V _{BAT} is higher than V _{RECT} , the operating mode changes into discharge mode.

Table 8.1.2 Function of each operation mode


Operating mode	Battery Protection *1	ADC , VDDW	VCC regulator	Charge control *2	DCDC converter *3
Shut down mode			stop		
Charge mode 1	operate	operate	stop	stop	available
Charge mode 2	operate	operate	operate	available	available
Discharge mode	operate	stop	stop	stop	available

^{*1} Discharge control FET (DFET) becomes off if battery protection level is detected.

^{*2} Battery charging is started automatically when operating mode become charge mode 2 if ATCHG pin level is high(VDDB).

Battery charging can be started by register setting (0x01 D[0]=1) if ATCHG pin level is low.

*3 DCDC converter is started when DDEN pin is high level and V_{CC} > V_{DCDC_UVLO}, and discharge control FET is on.



Symbol	Description		
&	Logical AND		
1	Logical OR		
V _{BAT}	Battery voltage (BAT pin voltage)		
V _{RECT}	Rectified voltage (RECT pin voltage)		
V _{RECT_UVLO}	Rectified output undervoltage detection voltage		
V _{RECT_OVLO}	Rectified output overvoltage detection voltage		
SD=H Detection *1	High level voltage longer than 1 second is input to SD pin.		
SD=L Detection *1	Low level voltage longer than 1 second is input to SD pin.		
*4 *** 1 4 40 1 4 41 10 41 11			

*1 This detection is operated in all operation mode.





Figure 8.1.1 Mode transition and SD pin function

8.2 Rectifier

Rectified output (RECT pin) voltage rises in asynchronous rectifying operation by body diode of switch MOSFET. When rectified output voltage lower limit is detected ($V_{RECT} > V_{RECT_UVLO}$), the gate control circuit controls the high side switch depending on VIN1, VIN2, RECT pin voltages (half synchronous rectifying operation). When a current of the high side switch increases, the gate control circuit controls the low side switch too (full synchronous rectifying operation). A current of the high side switch depends on VCC regulator output current(I_{VCC}). When the voltage level of ATR pin and ATPC pin are high voltage, the operation function control depending on VCC regulator current are available in battery charge, such as rectifying operation (half synchronous, half or full synchronous automatically changed) and on-resistance of the high side switch. The settings of the rectifying operation and the on-resistance of the high side switch are five, and the current threshold of the VCC regulator output to change these settings can be set by register (show the register map). When ATR pin level is low voltage, the rectifying operation is half synchronous rectifying operation, and the on-resistance of the high side switch is $1[\Omega]$. When the settings of the current threshold is not appropriate, rectifying operation becomes unstable (a change of half synchronous rectifying operation and full synchronous rectifying operation becomes unstable), and then ripple voltage of rectified voltage is increased. If the settings of the appropriate current threshold is difficult, it is recommended to set ATR pin level to low voltage.



Rectifier operation	vcc	VCC output current thresho	old
/on-resistance of high side switch	regulator current changing	Register settings	Initial (mA)
Holf owneh/4[O]	i	-	-
Half synch/1[Ω]	decreasing	0x1B D[7:0]	3.868
Full over the /OFO1	increasing	0x1B D[7:0] + 0x1F D[6:0]	7.736
Full synch/8[Ω]	decreasing	0x1C D[7:0]	8.087
Full over the /4[O]	increasing	0x1C D[7:0] + 0x1F D[6:0]	11.96
Full synch/4[Ω]	decreasing	0x1D D[7:0]	16.17
F. II h /0[0]	increasing	0x1D D[7:0] + 0x1F D[6:0]	20.04
Full synch/2[Ω]	decreasing	0x1E D[7:0]	31.99
Full oursels (410)	increasing	0x1E D[7:0] + 0x1F D[6:0]	35.86
Full synch/1[Ω]	-	-	-

Figure 8.2.1 Rectifier circuit, and Rectifier action on ATR pin and ATPC pin = high

8.3 A/D Converter

In charge mode, some pin voltages (RECT pin voltage, BAT pin voltage, etc) are monitored by 12bit A/D converter. Table 8.3.1 shows monitor items of A/D converter. These items are monitored in 4[ms] period. These items are used by calculating parameters for automatic transmission power control and charging control (battery temperature, battery voltage). 2-wire serial interface and WPT communication make it possible to read the A/D conversion results. A/D conversion results in register are not updated automatically. When 0x35 D[0] is 1, all registers of A/D conversion result are updated.

Table 8.3.1 Monitor items of A/D converter

Item	monitor point	Output code *1	Input voltage range *2 (Actual voltage range)	Register(12bit)
Rectified output voltage	RECT pin voltage V _{RECT}	(4096 / 10.8) x V _{RECT}	0 to 10.8V (3.2 to 10 V)	0x36 D[7:4] 0x37 D[7:0]
VCC regulator output current (I _{VCC})	RIMON pin voltage V _{RIMON}	$(4096/2.7) \times V_{RIMON}$ $(V_{RIMON} = (I_{VCC} \times R_{IVCC}) / K_{IVCC})$	0 to 2.7 V (0 to 1.2 V)	0x38 D[7:4] 0x39 D[7:0]
Battery voltage	BAT pin voltage V _{BAT}	(4096 / 5.4) x V _{BAT}	0 to 5.0 V (0 to 4.35 V)	0x3A D[7:4] 0x3B D[7:0]
Charging current (I _{CHG})	RICHG pin voltage V _{RICHG}	(4096 / 2.7) x V _{RICHG} (V _{RICHG} = (I _{CHG} x R _{ICHG}) / K _{ICHG})	0 to 2.7V (0 to 1.2 V)	0x3C D[7:4] 0x3D D[7:0]
Thermistor temperature (Battery temperature)	THM pin voltage V _{THM}	(4096 / 2.7) x V _{THM}	0 to 2.7 V (0 to 2.7 V)	0x3E D[7:4] 0x3F D[7:0]

^{*1} Output code range is from 0 to 4095.

^{*2} Each inputted voltage should be within input voltage range to avoid miss converting.

The voltage range in the parenthesis shows a voltage range assumed in practical use.

8.4 Power Supply to VCC Pin

Figure 8.4.1 shows block diagram of VCC regulator and battery charge control and charge control FET(CFET). Charge control FET is conductive in discharge mode and charge mode 1, current from battery flows into VCC pin. VCC regulator operates in charge mode 2. Current from RECT pin flows into VCC pin. When battery charging does not operate, CFET is off. In battery charging, the battery charge control circuit controls the gate voltage of CFET, charging current from VCC pin flows into BAT pin. VCC regulator regulates the voltage which is 3.3V to 4.8V depending on BAT pin voltage. VCC regulator has current limit function showed in Table 8.4.1. VCC regulator output voltage is changed depending on current no limit state or current limit state when charge control operates (Table 8.4.2). If VCC regulator is in current limit state, battery charging current is adjusted depending on limiting current (load current dividing function of charge control circuit). To prevent the current limit by low RECT pin voltage, the transmission power has to maintain recommended RECT pin voltage showed in Table 8.4.2.




Figure 8.4.1 Block diagram of VCC regulator and battery charge control and charge control FET

Table 8.4.1 Current limit function of VCC regulator

Item	Description						
Current limit by	The maximum output	The maximum output current of VCC regulator can be set by external resistor R _{IVCC} between RIMON pin and GND.					
R _{IVCC}	The relation of R _{IVCC} a	and output limiting current					
	Limiting current	$I_{LIM} = K_{IVCC} x (1.2 / R_{IVCC})$					
	Parameter $K_{IVCC} = 80$ $R_{IVCC} = 1.2$ kΩ, or 2.4 kΩ, or 4.8 kΩ (prohibit using except recommended value ⁻¹)						
Current limit by low RECT pin voltage	When the differential voltage between RECT pin and BAT pin is low, VCC regulator output current is limited. The output current starts to be limited on $V_{RECT} - V_{BAT} < 0.4V$, the output current decreases depending on the differential voltage. The output current is limited so that V_{RECT} does not decrease than below voltage.						
	RECT pin voltage when output current of VCC regulator is 0mA.						
	$V_{BAT} > 3.0V$ $V_{RECT} = V_{BAT} + 0.2V$						
	V _{BAT} < 3.0V	$V_{RECT} = 3.2V$					

^{*1} R_{IVCC} is detected before VCC regulator starts, the circuit works depending on detection result. R_{IVCC} value need to be 1.2k or 2.4k or 4.8k Ω .

Table 8.4.2 VCC pin voltage

BAT pin voltage (V _{BAT})		voltage circuit operating	RECT pin recommended voltage(V _{RECT}) *1	
	Current no limit state	Current limit state		
$3.0 \text{V} \leq \text{V}_{\text{BAT}} \leq \text{V}_{\text{CHG}}$	V _{BAT} + 0.3V	V _{BAT} + 0.1V	$V_{RECT} > V_{BAT} + 0.5V$	
V _{BAT} < 3.0V	3.3V	3.1V	V _{RECT} > 3.5V	

^{*1} This is the condition in order to avoid limiting the output current of VCC regulator by decreasing RECT pin voltage

8.5 Battery Charge Control

8.5.1 Battery Charge Method

This IC has the charge function for Li-ion battery (constant current - constant voltage charge method). Some charge control parameters can be set by the registers.

8.5.2 Charge Start Voltage, Trickle to Fast Charge Transition Threshold Voltage and Charge Overvoltage Detection Voltage

Table 8.5.2 shows charge start voltage and trickle to fast charge transition threshold voltage and charge overvoltage detection voltage, and detection delay time. These voltages are judged by control circuit using A/D conversion result of BAT pin voltage.

Table 8.5.2 Charge start voltage, Trickle to fast charge transition threshold voltage, Charge overvoltage detection voltage

Item	Detection voltage	Detection delay time
Charge start voltage*1	1.5V (hysteresis voltage 100mV)	256ms
Trickle to fast charge transition threshold voltage	3.0V (hysteresis voltage 100mV)	256ms
Charge overvoltage detection voltage*2	Suitable temperature charge control voltage +100mV	256ms


8.5.3 Charge Current, Charge Complete Current, Charge Control Voltage, Charge Timer

The maximum charge current is 70[mA]. Reference fast charge current I_{CHGR} is set by resistor R_{ICHG} between RICHG pin and GND. Pre-charge current and trickle charge current are set to one tenth(1/10) of reference fast charge current I_{CHGR}. In soft start of fast charge, charging current increases stepped by (1/60)*I_{CHGR}. The transition time of 1 step can be set by register. The fast charge current and the charge control voltage can be set to 3 values in each battery temperature. Trickle charge timer and fast charge timer can be set by register. If the timer overflows, battery charge is stopped. Table 8.5.3 shows the parameters of charge current and charge complete current and charge control voltage, and charge timer.

Table 8.5.3 Charge control parameters

Item	Symbol	Value	Unit	Remark
Reference fast charge current	I _{CHGR}	1.2 x K _{ICHG} / R _{ICHG}	Α	K _{ICHG} =80
Pre-charge current Trickle charge current	I _{PRECHG}	0.1 x I _{CHGR}	Α	-
Fast charge current range *1	I _{CHG}	I_{CHGR} , 0.5 x I_{CHGR} , 0.25 x I_{CHGR}	Α	Register 0x02 D[7:2]
Charge current transition step in soft start of fast charge	I _{CHG_SOFT}	(1 / 60) x I _{CHGR}		-
Transition time of one step in soft start of fast charge	T _{CHG_SOFT}	15.625, 7.8125, 3.125	ms	Register 0x02 D[1:0]
Charge control voltage *1	V _{CHG}	4.05 , 4.20 , 4.35	V	Register 0x03 D[7:2]
Charge complete current	I _{FC}	0.20 x I _{CHGR} , 0.15 x I _{CHGR} , 0.10 x I _{CHGR} , 0.05 x I _{CHGR}		Register 0x03 D[1:0]
Charge complete judgement voltage	V _{FC}	3.8	V	-
Trickle charge timer	T _{DCHG}	60, 120, 180	min	Register 0x04 D[1:0]
Fast charge timer	T _{CHG}	180, 240, 300, 360	min	Register 0x04 D[3:2]

^{*1} It can be set in each battery temperature(low, suitable, high)



^{*1} RAA457100 can charge to zero V battery by setting register D[7] in address 0x04.
*2 In low temperature and suitable temperature and high temperature, each charge control voltage can be set to 4.05V or 4.20V or 4.35V. (show section 8.5.3, 8.5.4)

8.5.4 Battery Temperature Monitor

RAA457100 controls the fast charging current and the charge control voltage depending on battery temperature. The fast charging current and the charge control voltage can be set by registers in each temperature range. But the charge control voltage of low and high temperature range needs to be lower than the charge control voltage of suitable temperature range. The battery temperature range threshold can be set by registers that are THM_TH_NB_LE(no battery and charge pending in low temperature threshold), THM_TH_L_LE(low rate charge in low temperature and charge pending in low temperature threshold), THM_TH_M_L(normal charge and low rate charge in low temperature threshold), THM_TH_M_H(normal charge and low rate charge in high temperature and charge pending in high temperature threshold), THM_TH_HYS(hysteresis) in address 0x05 to 0x0A. THM_TH_LE_NB(charge pending in low temperature and no battery threshold), THM_TH_LE_L(charge pending in low temperature and low rate charge in low temperature threshold), THM_TH_LAM(low rate charge in low temperature and normal charge threshold), THM_TH_HAM(low rate charge in high temperature and normal charge threshold), THM_TH_HE_H(charge pending in high temperature and low rate charge in high temperature threshold) are calculated by the registers described above. These registers are written initially by the value for NTC thermistor NCP03WF104F05RL, NCP15WF104F03RC (Murata Manufacturing) or an equivalent device. (refer to register map)





Figure 8.5.4 Battery temperature threshold, Charge control voltage, Constant current charge current

8.5.5 Charge State Transition Diagram



8.6 Power Supply to Application System (Buck DCDC Converter, Battery Protection)

8.6.1 Buck DCDC Converter

The buck DCDC converter supplies power to application system. The input voltage of DCDC converter is VCC pin voltage. DCDC converter starts when DDEN pin level is high. DCDC converter output voltage can be set by settings of DDST0 pin and DDST1 pin (show Table 8.6.1.1). Some status of DCDC converter can be monitored by registers. When 2-wire serial interface set into slave device by setting MS pin to low, an application system can read the registers by 2-wire serial interface. Table 8.6.1.2 shows registers related to DCDC converter. If the equivalent series resistance of output capacitor C_{DD} is small, the output ripple voltage might be increased. If the DCDC converter output is unstable, series resistance R_{DD} should be connected to output capacitor C_{DD} for improvement (Refer to Block Diagram).

Table 8.6.1.1 DCDC converter output voltage settings

Voltage input	Enable pin	DDST1 pin	DDST0 pin	Output voltage
		L	L	1.2V
VCC	VCC DDEN '1	L	Н	1.5V
VCC		Н	L	1.8V
		Н	Н	3.0V

^{*1} DCDC converter starts when DDEN pin level is high.

Table 8.6.1.2 Registers related to DCDC converter

Item	Register	Description
VCC pin voltage detection (UVLO detection)	0x33 D[4]	DCDC converter is controlled depending on VCC pin voltage level. 0 : Stop (UVLO detected) V _{CC} < 2.80V(Output voltage is 1.2V or 1.5V or 1.8V) V _{CC} < 3.18V(Output voltage is 3.0V) 1 : Start (UVLO release) V _{CC} > 2.90V(Output voltage is 1.2V or 1.5V or 1.8V) V _{CC} > 3.30V(Output voltage is 3.0V)
Start up complete	0x33 D[5]	DCDC converter confirms the completion of start up by monitoring SYS pin voltage. 0: Low voltage status of SYS pin (V_{SYS} < Setting output voltage x 0.831) 1: Start up complete (V_{SYS} > Setting output voltage x 0.875)
Overvoltage detection of SYS pin	0x33 D[6]	DCDC converter stops switching MOSFET if overvoltage is detected at SYS pin. 0 : Not detected (V _{SYS} < Setting output voltage x 1.207) 1 : Detected (V _{SYS} > Setting output voltage x 1.250)
Overcurrent detection *1	0x33 D[7] 0x30 D[2]	If overcurrent condition of DCDC converter is detected continuously, the status register is 1(0x33 D[7]=1). The delay time of detection is 8ms.

^{*1} Interruption signal is output from CHG/INT pin when MS pin level is low and register 0x2F D[2] is 0.

8.6.2 Battery Protection, Maximum Junction Temperature Protection

Battery protection functions are discharge overvoltage protection and discharge overcurrent protection and discharge short circuit current protection. Temperature protection is maximum junction temperature protection. Table 8.6.2 shows protection detection threshold and detection delay time and post-processing.

Table 8.6.2 Protection detection threshold, Detection delay time, Post-processing

			Post-processing *1									
Item (Voltage for detection)	Detection voltage / temperature	Detection delay time	Discharge control FET	Resistor between SGND and GND	DCDC Converter *2	Digital input / output pins *3	Charge control					
Discharge overvoltage (between BAT and GND)	2.8V	2.8V 32ms		disconnect	suspend	suspend	•					
Discharge overcurrent (between SGND and GND)	80mV	4ms	off connect		suspend	suspend	-					
Discharge short circuit current (between SGND and GND)			off connect		suspend	suspend	-					
Maximum junction temperature 68 degree C		256ms	off	disconnect	suspend	suspend	suspend					

^{*1} DCDC converter, discharge control FET and digital input/output pins restart automatically from suspend when each protection is released.
*2 DCDC converter is also suspended when VCC pin voltage is lower than UVLO voltage(V_{DCDC_UVLO}).

If battery protection and junction temperature error and UVLO(V_{CC} < V_{DCDC_UVLO}) is detected, DCDC converter is stopped.

^{*3} MODE, CHG/INT, BUZ, SCL and SDA pins are applicable.

8.7 Battery Low Voltage Notification (BUZ pin)

Battery low voltage notification has two threshold voltages depending on DCDC converter output voltage. There are two ways of notice. BUZ pin (open drain output) outputs low level when battery low voltage H or battery low voltage L is detected and register 0x34 D[2] is 0. BUZ pin outputs specified pulse (show Table 8.7) when register 0x34 D[2] is 1. Battery low voltage detection result is also stored in register 0x34 D[1:0].

Table 8.7 Battery low voltage notification

Item	DCDC converter	Detection voltage	Detection	Post-processing				
Rem	output voltage	Detection voltage	Detection delay time 256ms	0x34 D[2]=0	0x34 D[2]=1			
Battery low voltage	1.2V, 1.5V, 1.8V	3.20V	3.55V When battery voltage becomes higher than detection voltage, BUZ pi	BUZ pin outputs low level. When battery voltage	BUZ pin outputs pulse, 256[ms] low level pulse width			
detection H (between BAT and GND)	3.0V	3.55V		detection voltage, BUZ pin	in 2560[ms] period.			
Battery low voltage detection L (between BAT and GND)	1.2V, 1.5V, 1.8V	3.05V	2301115	returns high level.	BUZ pin outputs pulse, 128[ms] low level pulse width			
	3.0V	3.35V			in 1280[ms] period.			

8.8 Charge Status Notification / Interrupt Signal Output (CHG / INT pin)

CHG / INT pin(open drain output) function is changed by MS pin setting. Table 8.8.1 shows this function. CHG / INT pin outputs low level when interruption event showed in Table 8.8.2 occurs and MS pin is low level. These interruption events can be masked by setting mask register showed in Table 8.8.3.

Table 8.8.1 CHG / INT pin function description

MS pin	Description
L (GND)	CHG / INT pin outputs low level when interruption event occurs (refer to Table 8.8.2). Application system can confirm interruption event factor by reading factor register after receiving that CHG / INT pin is low level.
H (VDDB)	CHG / INT pin outputs low level when charge control circuit status is pre-charge or trickle charge or fast charge.

Table 8.8.2 Interruption signal output event

Item	Factor register	Description
WPT communication receive notification	0x30 D[0]	WPT communication data is received from transmitter. The register is clear after reading.
Charge state transition notification	0x30 D[1]	Charge state transition. (Refer to charge state transition diagram) The register is clear after reading.
DCDC converter overcurrent detection	0x30 D[2]	DCDC converter detects overcurrent. This register is always set by 1 in overcurrent.
VCC regulator current limit detection	0x30 D[3]	VCC regulator limits output current. This register is always set by 1 in limiting current.

Table 8.8.3 Interruption signal output mask register

Item	Mask register	Description
WPT communication receive notification	0x2F D[0]	0 : Interruption output available, 1 : Interruption output unavailable
Charge state transition notification 0x2F D[1]		If all mask register are set by 1, CHG / INT pin function is as same as MS pin=H.
DCDC converter overcurrent detection	0x2F D[2]	
VCC regulator current limit detection	0x2F D[3]	

8.9 Charge Mode or Discharge Mode Notification (MODE pin)

MODE pin level depends on charge mode or discharge mode.

Table 8.9 MODE pin function description

MODE pin	Description
L	MODE pin outputs low level in charge mode 1 or 2. If MODE pin connects to DDEN pin and DDEN connects VCC or VDDB via external resistor, DCDC converter stops in charge mode (Refer to block circuit). When register 0x00 D[0] is 1, MODE pin level is always high (Open drain output is off).
Н	Mode pin outputs high level in discharge mode (Open drain output is off).

8.10 2-wire Serial Communication Interface (MS, SCL, SDA pin)

RAA457100 can communicate to application system by 2-wire serial interface. Master device or slave device can be selected by MS pin setting. Figure 8.10.1(a), (b) shows SDA data format in slave device, Figure 8.10.2(a), (b) shows SDA data format in master device. Figure 8.10.3 shows timing specification. High level input threshold voltage of SDA and SCL pins is low voltage (less than 1.0V). The communication may be affected adversely if noise voltage at pins is high. If communication error occurs, capacitor should be put between that pins and GND for filtering noise.

Table 8.10.1 2-wire serial interface outline

MS pin	SCL frequency	Description
L (GND)	64 [kHz]	RAA457100 becomes slave device. The slave device address is 0x0A(0001010). Application system can read and write registers. 0x40 D[0] should be set to 1 for writing into the registers in address 0x00 to 0x0F.
H (VDDB)	64 [kHz]	RAA457100 becomes master device. The transmitter system can write and read the register of receiver application system via WPT communication. When RAA457100 receives an access requirement (read or write register) from transmitter system to receiver application system, RAA457100 converts the access requirement to 2-wire serial interface format and communicates to receiver application system.




Figure 8.10.1(a) SDA data format(Slave, Write)

Figure 8.10.1(b) SDA data format(Slave, Read)




Figure 8.10.2(a) SDA data format(Master, Write)

Figure 8.10.2(b) SDA data format(Master, Read)




Figure 8.10.3 2-wire serial interface SCL, SDA timing diagram (for reference)

8.11 WPT Communication and Rectified Output Overvoltage Protection

8.11.1 **Outline**

RAA457100 and RAA458100(Transmitter IC) support a bidirectional communication by amplitude modulation on wireless power transmission carrier signal. In receiver to transmitter communication, RAA457100 changes transmitting antenna voltage by load modulation and then RAA458100 detects the voltage variation and demodulates data. In transmitter to receiver communication, RAA458100 changes rectified voltage of RAA457100 by changing transmission power and then RAA457100 detects the voltage variation and demodulates data.

8.11.2 Packet Format in WPT Communication

The packet of WPT communication is consisted of fixed data length packet including Preamble, Header, Message1, Message2, Checksum showed in Figure 8.11.2. The Header, Message1, Message2 have 1 bit of odd parity bit respectively, and the check sum generated by exclusive OR is added to the last of the packet. When ATPC pin level of RAA458100 and RAA457100 is high, automatic transmission power control function is available (ATPC Mode). In ATPC Mode, the packet which includes a special header code (0x00 to 0x0F) is sent from RAA457100 to RAA458100 periodically, and RAA458100 adjusts transmission power based on the data included in packet.

Preamble (11bit) St	Header (8bit) Pr Sp	St	Message1 (8bit)	Pr :	Sp	St	Message2 (8bit)	Pr	Sp	St	Checksum (8bit)	Pr	Sp
---------------------	------------------------	----	--------------------	------	----	----	--------------------	----	----	----	--------------------	----	----

St: Start bit(1bit), Pr: Parity bit(1bit), Sp: Stop bit(1bit)

Figure 8.11.2 Data packet format

Table 8.11.2 Header code

Header code	Description
0x00 to 0x0F	Header code for automatic transmission power control function (ATPC Mode)
0x10 to 0xFF	Header code for any user purpose

8.11.3 Data Transfer Function

RAA457100 modulates transmitting antenna voltage by switching COM1, COM2 driver (NMOS open drain) depending on transmission data. C_{CM1} between VIN1 pin and COM1 pin, and C_{CM2} between VIN2 pin and COM2 pin are connected or disconnected to GND by COM1 and COM2 driver. If peak current of COM driver needs to suppress, series resistor R_{CM1} , R_{CM2} need to be inserted. (Refer to Block diagram)

8.11.4 Data Receive Function

RAA457100 demodulates data packet showed in Figure 8.11.2 . RAA457100 detects rectified voltage variation depending on modulated signal from transmitter and demodulates. RAA458100 can read and write the register of RAA457100 by using the specific header code.

8.11.5 Communication Bit Rate

Table 8.11.5 shows communication bit rate. The transmission data rate is 250[bps], the reception data rate is 125[bps].

Table 8.11.5 Communication bit rate

Communication direction	Bit rate	Remark
Data transmission (Receiver to transmitter)	250bps	
Data reception (Transmitter to receiver)	125bps	

8.11.6 Rectified Output Overvoltage Protection(Clamp function)

When rectified output overvoltage(V_{RECT_OVD}) is detected, rectified voltage is suppressed by clamp function. Connect C_{CP1} between VIN1 pin and CLMP1 pin, and C_{CP2} between VIN2 pin and CLMP2 pin. These capacitors are connected between VIN1 pin, VIN2 pin and GND by clamp driver of CLMP1pin and CLMP2 pin(NMOS open drain), then rectified voltage is suppressed. If peak current of clamp driver needs to suppress, series resistor R_{CP1} , R_{CP2} need to be inserted. (Refer to Block diagram)

8.12 Wired Charging Function (WRC pin)

RAA457100 can charge not only by wireless but also by wire. Wireless or wired charging is selectable by voltage level of WRC pin. (Refer to Table 8.12)

Table 8.12 WRC pin function

WRC pir	n level	Description
L (GN		Wireless charging is selected using RAA457100 and RAA458100.
H (VDD		Wired charging is selected using RAA457100 only. 5 V DC should be supplied to RECT pin.

 $\textbf{9. Register Map} \ (\textbf{The values described in this chapter are reference values, not guaranteed values.})$

9.1 Address 0x00 to 0x07 (Transmitter system can write to these register.)

Address	Bit No	Register Name	Init	R/W	Description
		MODE OFF	0		MODE pin output disable 0 : Enable 1 : Disable(NMOS Tr OFF usually)
	D1		0	R	
	D2		0	R	
0x00	D3		0	R	
	D3		0	R	
	D5		0	R	
	D6		0	R	
	D7	2112 - 111	0	R	
	D0	CHG_EN	0	R/W	Charge start enable 0 : Charge stop(Initialize charging flow) 1 : Charge start
	D1		0	R	
	D2		0	R	
0x01	D3		0	R	
	D4		0	R	
	D5		0	R	
	D6		0	R	
	D7		0	R	
	D0	TCC_SOFT[0]	0		Trickle to fast charging transition time(per one step)
	D1	TCC_SOFT[1]	0	R/W	0:15.625[ms] 1:7.8125[ms] 2:3.125[ms] 3:Unused
	D2	ICC_THM_L[0]	1	R/W	Fast charge current setting of low temperature operation in battery temperature profile
0x02	D3	ICC_THM_L[1]	0	R/W	0:ICHGR 1:0.5*ICHGR 2:0.25*ICHGR 3:0.25*ICHGR
0,02	D4	ICC_THM_M[0]	1	R/W	Fast charge current setting of suitable temperature operation in battery temperature profile
	D5	ICC_THM_M[1]	0	R/W	0:ICHGR 1:0.5*ICHGR 2:0.25*ICHGR 3:0.25*ICHGR
	D6	ICC_THM_H[0]	1	R/W	Fast charge current setting of high temperature operation in battery temperature profile
		ICC_THM_H[1]	0		0 : ICHGR 1 : 0.5*ICHGR 2 : 0.25*ICHGR 3 : 0.25*ICHGR
	D0	ICV_FIN[0]	0	R/W	Constant voltage charge complete current setting
	D1	ICV_FIN[1]	0	R/W	0:0.1*ICHGR 1:0.05*ICHGR 2:0.15*ICHGR 3:0.2*ICHGR
	D2	VCV_THM_L[0]	0	R/W	Constant voltage charge control voltage setting of low temperature operation in battery temperature profile
	D3	VCV_THM_L[1]	0	R/W	0 : 4.05[V] 1 : 4.20[V] 2 : 4.35[V] 3 : 4.05[V]
0x03	D4	VCV_THM_M[0]	1	R/W	Constant voltage charge control voltage setting of suitable temperature operation in battery temperature profile
	D5	VCV_THM_M[1]	0		0:4.05[V] 1:4.20[V] 2:4.35[V] 3:4.05[V]
	D6	VCV_THM_H[0]	0	R/W	Constant valtage charge control valtage cotting of high temperature energies in bottom temperature profile
	_	VCV_THM_H[1]	0		Constant voltage charge control voltage setting of high temperature operation in battery temperature profile 0:4.05[V] 1:4.20[V] 2:4.35[V] 3:4.05[V]
		TIM_CHG_TRKL[0]	1	R/W	
		TIM_CHG_TRKL[1]	1		Trickle charge timer setting 0:60[min] 1:120[min] 2:180[min] 3:180[min]
		TIM_CHG_CCCV[0]	1	R/W	
	D3	TIM_CHG_CCCV[1]	1		Fast charge timer setting 0:180[min] 1:240[min] 2:300[min] 3:360[min]
0x04	D3	TIM_CHG_CCCV[1]	0	R/W	Charge control timer halt setting 0: Count 1: Halt
		TIM_CHG_STOP	0	R	Charge Control timer than Setting 1. Count 1. Hait
	D5	FULME	-		O. Normal and St. A. Fall the area and (Observed in a site of data time the area and the area.)
		FULMD	0		0 : Normal operation 1 : Full charge mode (Charge is continued in spite of detecting charge complete current)
		VCHG_ST_0V	0		Charge start threshold voltage 0:1.5[V] 1:0[V]
		THM_TH_H_HE[0]	1		Transition temperature setting of High temperature low rate charge to Charge pending in high temperature : THM_TH_H_HE 5.273[mV/code]
		THM_TH_HE[1]	0	R/W	{ 0, THM_TH_H_HE[7:0], 000 } and 12 bit A/D converted value of THM pin voltage are compared.
		THM_TH_H_HE[2]	0		The value higher than 25[degC] including hysteresis can be set (because of MSB=0 fixed)
0x05		THM_TH_HE[3]	1		Initial value : 45[degC] at NTC thermistor NCP03WF104F05RL(Murata Manufacturing) (9bit resolution, 153 x 5.273=806.7[mV] at THM pin voltage)
		THM_TH_H_HE[4]	1	R/W	Transition temperature of Charge pending in high temperature to High temperature low rate charge :
	D5	THM_TH_HE[5]	0		THM_TH_HE_H is calculated by { 0, THM_TH_HE[7:0], 000 } + { 0000, THM_TH_HYS[4:0], 000 }
		THM_TH_HE[6]	0	R/W	Register value is applied by 0x0A D[7]=1
		THM_TH_HE[7]	1	R/W	· · · · · ·
	D0	THM_TH_M_H[0]	1	R/W	Transition temperature setting of Suitable temperature charge to High temperature low rate charge :
	D1	THM_TH_M_H[1]	0	R/W	THM_TH_M_H 5.273[mV/code] { 0, THM_TH_M_H[7:0], 000 } and 12 bit A/D converted value of THM pin voltage are compared.
	D2	THM_TH_M_H[2]	0		The value higher than 25[degC] including hysteresis can be set (because of MSB=0 fixed)
0x06	D3	THM_TH_M_H[3]	0	R/W	Initial value : 40[degC] at NTC thermistor NCP03WF104F05RL(Murata Manufacturing) (9bit resolution, 177 x 5.273=933.3[mV] at THM pin voltage)
0,00	D4	THM_TH_M_H[4]	1	R/W	(9bit resolution, 177 x 5.273=933.3[mV] at THM pin voltage) Transition temperature of High temperature low rate charge to Suitable temperature charge :
	D5	THM_TH_M_H[5]	1	R/W	THM_TH_H_M is calculated by { 0, THM_TH_M_H[7:0], 000 } + { 0000, THM_TH_HYS[4:0], 000 }
	D6	THM_TH_M_H[6]	0	R/W	Register value is applied by 0x0A D[7]=1
	D7	THM_TH_M_H[7]	1	R/W	ארסקוסנס ישושט וס מאטא בין דן – ו בין אינע אינע פון אינע פון אינע פון אינע פון דין אינע פון דין אינע פון דין אינע
	D0	THM_TH_M_L[0]	0	R/W	Transition temperature setting of Suitable temperature charge to Low temperature low rate charge :
	D1	THM_TH_M_L[1]	1	R/W	THM_TH_M_L 5.273[mV/code]
	D2	THM_TH_M_L[2]	1	R/W	{ 1, THM_TH_M_L[7:0], 000 } and 12 bit A/D converted value of THM pin voltage are compared. The value less than 25[degC] including hysteresis can be set (because of MSB=1 fixed)
	D3	THM_TH_M_L[3]	0		Initial value: 10[degC] at NTC thermistor NCP03WF104F05RL(Murata Manufacturing)
0x07	D4	THM_TH_M_L[4]	1	R/W	(9bit resolution, (256+86) x 5.273=1803[mV] at THM pin voltage)
	D5	THM_TH_M_L[5]	0		Transition temperature of Low temperature low rate charge to Suitable temperature charge: THM_TH_L_M is calculated by { 1, THM_TH_M_L[7:0], 000 } - { 0000, THM_TH_HYS[4:0], 000 }
	D6	THM_TH_M_L[6]	1	R/W	
		THM_TH_M_L[7]	0	R/W	Register value is applied by 0x0A D[7]=1
	٠,	· · · · · · · · · · · · · · · · · · ·	Ū		

9.2 Address 0x08 to 0x0F (Transmitter system can write to these register.)

		Transmitte	÷		
Address	Bit No.	Register Name	Init	R/W	Description
	D0	THM_TH_L_LE[0]	0	R/W	Transition temperature setting of Low temperature low rate charge to Charge pending in low temperature :
	D1	THM_TH_L_LE[1]	0	R/W	THM_TH_L_E 5.273[mV/code]
	D2	THM_TH_L_LE[2]	1	R/W	{ 1, THM_TH_L_LE[7:0], 000 } and 12 bit A/D converted value of THM pin voltage are compared. The value less than 25 depC including by storaging and he set (hearing of MSR-1 fixed)
	D3	THM_TH_L_LE[3]	1		The value less than 25[degC] including hysteresis can be set (because of MSB=1 fixed) Initial value : 0[degC] at NTC thermistor NCP03WF104F05RL(Murata Manufacturing)
0x08					(9bit resolution, (256+140) x 5.273=2088[mV] at THM pin voltage)
	D4	THM_TH_L_LE[4]	0	R/W	Transition temperature of Charge pending in low temperature to Low temperature low rate charge :
	D5	THM_TH_L_LE[5]	0	R/W	THM_TH_LE_L is calculated by { 1, THM_TH_L_LE[7:0], 000 } - { 0000, THM_TH_HYS[4:0], 000 }
	D6	THM_TH_L_LE[6]	0	R/W	Register value applied by 0x0A D[7]=1.
	D7	THM_TH_L_LE[7]	1	R/W	Trogistor value applied by oxon b[r]-1.
	D0	THM_TH_NB_LE[0]	0	R/W	Transition temperature setting of No battery to Charge pending in low temperature :
	D1	THM_TH_NB_LE[1]	0	R/W	THM_TH_NB_LE 5.273[mV/code]
	D2		1	R/W	{ 1, THM_TH_NB_LE[7:0], 000 } and 12 bit A/D converted value of THM pin voltage are compared.
		THM_TH_NB_LE[2]			The value less than 25[degC] including hysteresis can be set (because of MSB=1 fixed) Initial value: -20[degC] at NTC thermistor NCP03WF104F05RL(Murata Manufacturing)
0x09	D3	THM_TH_NB_LE[3]	0		(9bit resolution, (256+212) x 5.273=2467[mV] at THM pin voltage)
	D4	THM_TH_NB_LE[4]	1	R/W	Transition temperature of Charge pending in low temperature to No battery :
	D5	THM_TH_NB_LE[5]	0	R/W	THM_TH_LE_NB is calculated by { 1, THM_TH_NB_LE[7:0], 000 } + { 0000, THM_TH_HYS[4:0], 000 }
	D6	THM_TH_NB_LE[6]	1	R/W	Positor value applied by 0v0A DI71-1
	D7	THM_TH_NB_LE[7]	1	R/W	Register value applied by 0x0A D[7]=1.
	D0	THM_TH_HYS[0]	0	_	Battery transition temperature setting : Hysteresis 5.273[mV/code]
	D1	THM_TH_HYS[1]	1	R/W	Initial value : 3[degC] around (Hysteresis depend on temperature because of non linearity of thermistor)
					(9bit resolution, 18 x 5.273=94.91[mV] at THM pin voltage)
	D2	THM_TH_HYS[2]	0		THM_TH_HE_H, THM_TH_H_M, THM_TH_L_M, THM_TH_LE_L, THM_TH_LE_NB are calculated by adding this to
0x0A	D3	THM_TH_HYS[3]	0	10,44	0x05 to 0x09 or subtracting this from 0x05 to 0x09. Register value applied by 0x0A D[7]=1.
	D4	THM_TH_HYS[4]	1	R/W	Trogistor value applied by oxon b[r]-1.
	D5		0	R	
	D6		0	R	
	D7	THM_TH_UPLOAD	0	R/W	1 : Transition temperature register values (0x05 to 0x0A) are applied. This register is reset after applying.
	D0	I2C_TRIG	0	R/W	2-wire I/F communication trigger 0 : Stand-by state 1 : Communication start (When MS pin is high level)
	D1	I2C_READ	0	R/W	2-wire I/F Write/Read selection 0: Write 1: Read (When MS pin is high level)
	D2		0	R	
0,,05	D3		0	R	
0x0B	D4		0	R	
	D5		0	R	
	D6		0	R	
				-	
	D7		0	R	
		I2C_SLV_ADRS[0]	0		Slave address setting for 2-wire I/F of receiver application device (When MS pin is high level)
	D1	I2C_SLV_ADRS[1]	0	R/W	
	D2	I2C_SLV_ADRS[2]	0	R/W	
1 1	D3	I2C_SLV_ADRS[3]	0	R/W	
0x0C	D4	I2C_SLV_ADRS[4]	0	R/W	
	D5	I2C_SLV_ADRS[5]	0	R/W	
			_		
	D6	I2C_SLV_ADRS[6]	0	R/W	
	D7		0	R	
	D0	I2C_REG_ADRS[0]	0	R/W	Register address setting for 2-wire I/F of receiver application device (When MS pin is high level)
	D1	I2C_REG_ADRS[1]	0	R/W	
	D2	I2C_REG_ADRS[2]	0	R/W	
		I2C_REG_ADRS[3]	0	R/W	
0x0D		I2C_REG_ADRS[4]	0	R/W	
			_		
		I2C_REG_ADRS[5]	0	R/W	
		I2C_REG_ADRS[6]	0	R/W	
L	D7	I2C_REG_ADRS[7]	0	R/W	
	D0	I2C_W_DATA[0]	0	R/W	Write data setting for 2-wire I/F of receiver application device (When MS pin is high level)
		I2C_W_DATA[1]	0	R/W	
		I2C_W_DATA[2]	0	R/W	
				$\overline{}$	
0x0E		I2C_W_DATA[3]	0	R/W	
		I2C_W_DATA[4]	0	R/W	
	D5	I2C_W_DATA[5]	0	R/W	
	D6	I2C_W_DATA[6]	0	R/W	
	D7	I2C_W_DATA[7]	0	R/W	
		I2C_R_DATA[0]	0	-	Read data for 2-wire I/F of receiver application device (When MS pin is high level)
					1.1.000 000 100 11 01 10001101 application device (tritien into pin to high level)
		I2C_R_DATA[1]	0	R	
	D2	I2C_R_DATA[2]	0	R	
0x0F	D3	I2C_R_DATA[3]	0	R	
UXUF	D4	I2C_R_DATA[4]	0	R	
		I2C_R_DATA[5]	0	R	
		I2C_R_DATA[6]	0	R	
	ا مر	יבט_ו_טאוא[ט]		R	
	D7	I2C_R_DATA[7]	0		

9.3 Address 0x10 to 0x17

Maderial Park Management	calculation offset ΔV1 (ATPC Mode) ad to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R/W F	-	_	Address
D1	calculation offset ΔV1 (ATPC Mode) ad to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R	ATPCKX_INTERVAL	טט	
Data	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	-			
0.15 0.5	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R		D1	
DATE	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]			D2	
D4	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R		D3	0v10
Dec	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R		D4	UXIU
17	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R		D5	
DO ATPCRX_CTRL_ERR_OFSIT() 0 Rew 2	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	R		D6	
DO ATPCRX_CTRL_ERR_OFSITI]	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	-		_	
1	ed to offset voltage in condition of fast charge state and ICHG > 0.2C ode]	-	ATPCRX CTRL ERR OFS1[0]		
Dec ATPCRX_CTRL_ERR_OFSI_10 O. RW Initial value: 48 (48t10.547=508.26(mV)) Dec ATPCRX_CTRL_ERR_OFSI_10 O. RW Dec ATPCRX_CTRL_ERR_THI[1] O. RW Dec ATPCRX_CTRL_ERR_THI[-	
Dot ATPCRX_CTRL_ERR_OFSISID 1 RW Details 1 RW	48 (48x10.547=506.26[mV])	 1			
Dot ATPCRX_CTRL_ERR_OFSISI 1 R/W 20 ATPCRX_CTRL_ERR_OFSISI 1 R/W 20 ATPCRX_CTRL_ERR_OFSISI 0 R/W 20 ATPCRX_CTRL_ERR_THI 0 R/W 20 ATPCRX_CT		——		-	
DS ATPCRX_CTRL_ERR_OFSI[] 0 RW		$\overline{}$			0x11
Do ATPCRX_CTRL_ERR_OFS2[0] 0 RW		-		-	
D7 ATPCRX_CTRL_ERR_OFS2[0] 0 R/W		_	ATPCRX_CTRL_ERR_OFS1[5]	_	
Do ATPCRX_CTRL_ERR_OFS2[0] 0 RW APPCRX_CTRL_ERR_OFS2[1] 1 RW APPCRX_CTRL_ERR_TH[0] 0 RW APPCRX_CTRL_		R/W	ATPCRX_CTRL_ERR_OFS1[6]	D6	
D1 ATPCRX_CTRL_ERR_OFS2[2] O RW		R/W	ATPCRX_CTRL_ERR_OFS1[7]	D7	
D. ATPCRX_CTRL_ERR_OFS2[3] O. R/W			ATPCRX_CTRL_ERR_OFS2[0]	D0	
D2 ATPCRX_CTRL_ERR_OFS3[2] O RW			ATPCRX_CTRL_ERR_OFS2[1]	D1	
DX12 DX3 ATPCRX_CTRL_ERR_OFS2[4] 0 R/W DX ATPCRX_CTRL_ERR_OFS2[4] 0 R/W DX ATPCRX_CTRL_ERR_OFS2[5] 0 R/W DX ATPCRX_CTRL_ERR_OFS2[6] 0 R/W DX ATPCRX_CTRL_ERR_OFS2[7] 1 R/W DX ATPCRX_CTRL_ERR_TH[0] 0 R/W			ATPCRX CTRL ERR OFS2[2]	D2	
DATE	144 (1448/10.047 = 1010.77[1114])			D3	
D5 ATPCRX_CTRL_ERR_OFS2[5] O R/W D6 ATPCRX_CTRL_ERR_OFS2[6] O R/W D7 ATPCRX_CTRL_ERR_OFS2[7] 1 R/W D8 ATPCRX_CTRL_ERR_TH[0] O R/W D9 ATPCRX_CTRL_ERR_TH[1] 1 R/W D1 ATPCRX_CTRL_ERR_TH[1] O R/W D2 ATPCRX_CTRL_ERR_TH[1] O R/W D3 ATPCRX_CTRL_ERR_TH[1] O R/W D4 ATPCRX_CTRL_ERR_TH[1] O R/W D5 ATPCRX_CTRL_ERR_TH[1] O R/W D6 ATPCRX_CTRL_ERR_TH[1] O R/W D7 ATPCRX_CTRL_ERR_TH[1] O R/W D8 ATPCRX_CTRL_ERR_TH[1] O R/W D9 ATPCRX_CTRL_ERR_TH[1] O R/W D1 ATPCRX_CTRL_ERR_TH[1] O R/W D2 ATPCRX_CTRL_ERR_TH[1] O R/W D3 ATPCRX_NCTRL_ERR_TH[1] O R/W D6 ATPCRX_NCTRL_ERR_TH[1] O R/W D7 ATPCRX_NCTRL_ERR_TH[1] O R/W D8 ATPCRX_NCTRL_ERR_TH[1] O R/W D6 ATPCRX_NCTRL_ERR_TH[1] O R/W D6 ATPCRX_NCTRL_ERR_TH[1] O R/W D7 ATPCRX_NCTRL_ERR_TH[1] O R/W D7 ATPCRX_NCTRL_ERR_TH[1] O R/W D8 ATPCRX_NCTRL_ERR_TH[1] O R/W D8 ATPCRX_NCTRL_ERR_TH[1] O R/W D8 ATPCRX_NCTRL_ERR_TH[1] O R/W D9 WPT_R_CNT_OVER_ERR[1] O R/W D1 WPT_R_CNT_OVER_ERR[1] O R/W D2 WPT_R_CNT_OVER_ERR[1] O R/W D3 ATPCRX_NCTRL_ERR_TH[1] O R/W D4 WRECT_CMP_TH[1] O R/W D5 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D7 VRECT_CMP_TH[1] O R/W D8 VRECT_CMP_TH[1] O R/W D9 VRECT_CMP_TH[1] O R/W D1 VRECT_CMP_TH[1] O R/W D2 VRECT_CMP_TH[1] O R/W D3 VRECT_CMP_TH[1] O R/W D4 VRECT_CMP_TH[1] O R/W D5 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D7 VRECT_CMP_TH[1] O R/W D8 VRECT_CMP_TH[1] O R/W D9 VRECT_CMP_TH[1] O R/W D1 VRECT_CMP_TH[1] O R/W D5 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1]		_		_	0x12
D6		-		-	
D7 ATPCRX_CTRL_ERR_OFS2[7] 1 RW D0 ATPCRX_CTRL_ERR_TH[0] 0 RW D1 ATPCRX_CTRL_ERR_TH[0] 1 RAW D1 ATPCRX_CTRL_ERR_TH[0] 1 RAW D2 ATPCRX_CTRL_ERR_TH[0] 0 RAW D3 ATPCRX_CTRL_ERR_TH[0] 0 RAW D4 ATPCRX_CTRL_ERR_TH[0] 0 RAW D4 ATPCRX_CTRL_ERR_TH[0] 0 RAW D6 ATPCRX_CTRL_ERR_TH[0] 0 RAW D7 ATPCRX_CTRL		-		-	
DO ATPCRX_CTRL_ERR_TH[0] D R.W. Control error convergence judgement threshold (ATPC Mode)		_		-	
D1 ATPCRX_CTRL_ERR_TH(1)		$\overline{}$			
Date		_		_	
D2 ATPCRX_CTRL_ERR_TH 2			ATPCRX_CTRL_ERR_TH[1]	D1	
DA ATPCRX_CTRL_ERR_TH[4]		R/W	ATPCRX_CTRL_ERR_TH[2]	D2	
D4 AFPCRX_CTRL_ERR_TH[4] 0 R/W		R/W	ATPCRX_CTRL_ERR_TH[3]	D3	0.42
D6		R/W	ATPCRX_CTRL_ERR_TH[4]	D4	0X13
D6		R/W	ATPCRX_CTRL_ERR_TH[5]	D5	İ
D7 ATPCRX_CTRL_ERR_TH[7] 0 R/W		R/W	ATPCRX CTRL ERR THI61	D6	
D0		R/W		D7	
D1 ATPCRX_NCTRL_ERR_TH[1] 0 R/W D2 ATPCRX_NCTRL_ERR_TH[2] 0 R/W D3 ATPCRX_NCTRL_ERR_TH[3] 0 R/W D4 ATPCRX_NCTRL_ERR_TH[4] 0 R/W D5 ATPCRX_NCTRL_ERR_TH[6] 1 R/W D6 ATPCRX_NCTRL_ERR_TH[6] 0 R/W D7 ATPCRX_NCTRL_ERR_TH[6] 0 R/W D8 ATPCRX_NCTRL_ERR_TH[7] 0 R/W D9 WPT_R_CNT_OVER_ERR[0] 0 R/W D1 WPT_R_CNT_OVER_ERR[1] 0 R/W D2 WPT_R_CNT_OVER_ERR[1] 0 R/W D2 WPT_R_CNT_OVER_ERR[2] 0 R/W D3 0 R D4 0 R D5 0 R D5 0 R D6 D7 0 R/W D7 VRECT_CMP_TH[6] 0 R/W D8 VRECT_CMP_TH[6] 0 R/W D9 VRECT_CMP_TH[6] 0 R/W D6 VRECT_CMP_TH[6] 0 R/W D6 VRECT_CMP_TH[6] 0 R/W D7 VRECT_CMP_TH[6] 0 R/W D6 VRECT_CMP_TH[6] 0 R/W D7 VRECT_CMP_TH[6] 0 R/W D8 VRECT_CMP_TH[6] 0 R/W D9 VRECT_CMP_TH[6] 0 R/W D1 VCC_CMP_TH[7] 0 R/W D2 VCC_CMP_TH[7] 0 R/W D3 VCC_CMP_TH[7] 0 R/W D4 VCC_CMP_TH[7] 0 R/W D5 VCC_CMP_TH[7] 0 R/W D6 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D1 VCC_CMP_TH[7] 0 R/W D2 VCC_CMP_TH[7] 0 R/W D3 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D9 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0 R/W D8 VCC_CMP_TH[7] 0 R/W D7 VCC_CMP_TH[7] 0	non-convergence judgement threshold (ATPC Mode)	-			
D2 ATPCRX_NCTRL_ERR_TH[2] O R/W D3 ATPCRX_NCTRL_ERR_TH[3] O R/W D4 ATPCRX_NCTRL_ERR_TH[4] O R/W D5 ATPCRX_NCTRL_ERR_TH[6] O R/W D6 ATPCRX_NCTRL_ERR_TH[6] O R/W D7 ATPCRX_NCTRL_ERR_TH[7] O R/W D7 ATPCRX_NCTRL_ERR_TH[7] O R/W D8 D8 WPT_R_CNT_OVER_ERR[1] O R/W D1 WPT_R_CNT_OVER_ERR[1] O R/W D2 WPT_R_CNT_OVER_ERR[2] O R/W D4 O R D5 O R D6 O R D7 O R D8 WPT_R_CNT_OVER_ERR[2] O R/W D8 D6 O R D9 WPT_R_CNT_OVER_ERR[2] O R/W D6 WROTE_CNT_OVER_ERR[2] O R/W D6 WROTE_CNT_OVER_ERR[2] O R/W D6 WROTE_CNT_OVER_ERR[2] O R/W D7 O R D8 O R D9 WPT_R_CNT_OVER_ERR[2] O R/W D6 WRECT_CMP_TH[1] O R/W D7 O R D8 WROTE_CNT_OVER_ERR[2] O R/W D8 WRECT_CMP_TH[2] O R/W D8 WRECT_CMP_TH[3] O R/W D6 WRECT_CMP_TH[6] O R/W D7 WRECT_CMP_TH[6] O R/W D8 WRECT_CMP_TH[6] O R/W D7 WRECT_CMP_TH[6] O R/W D8 WRECT_CMP_TH[6] O R/W D9 WRECT_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D2 WCC_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D2 WCC_CMP_TH[7] O R/W D3 WRECT_CMP_TH[7] O R/W D8 WROTE_CNP_TH[7] O R/W D9 WCC_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D2 WCC_CMP_TH[7] O R/W D3 WROTE_CNP_TH[7] O R/W D8 WROTE_CNP_TH[7] O R/W D9 WCC_CMP_TH[7] O R/W D1 WCC_CMP_TH[7] O R/W D2 WCC_CMP_TH[7] O R/W					
D3 ATPCRX_NCTRL_ERR_TH[3] O R/W D4 ATPCRX_NCTRL_ERR_TH[4] O R/W D5 ATPCRX_NCTRL_ERR_TH[5] O R/W D6 ATPCRX_NCTRL_ERR_TH[6] O R/W D7 ATPCRX_NCTRL_ERR_TH[7] O R/W D7 ATPCRX_NCTRL_ERR_TH[7] O R/W D8 WPT_R_CNT_OVER_ERR[0] O R/W D1 WPT_R_CNT_OVER_ERR[1] O R/W D2 WPT_R_CNT_OVER_ERR[1] O R/W D3 O R D4 O R D5 O R D6 O R D6 O R D7 O R D8 VRECT_CMP_TH[0] O R/W D1 VRECT_CMP_TH[1] O R/W D2 VRECT_CMP_TH[1] O R/W D3 VRECT_CMP_TH[1] O R/W D4 VRECT_CMP_TH[1] O R/W D5 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[6] O R/W D6 VRECT_CMP_TH[6] O R/W D6 VRECT_CMP_TH[6] O R/W D7 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D6 VRECT_CMP_TH[1] O R/W D7 VRECT_CMP_TH[1] O R/W D8 VRECT_CMP_TH[1] O R/W D9 VRCCT_CMP_TH[1] O R/W D1 VCC_CMP_TH[1] O R/W D1 VCC_CMP_TH[1] O R/W D1 VCC_CMP_TH[1] O R/W D2 VCC_CMP_TH[2] O R/W D1 VCC_CMP_TH[2] O R/W D2 VCC_CMP_TH[2] O R/W D3 VCC_CMP_TH[2] O R/W D4 VCC_CMP_TH[2] O R/W D5 VCC_CMP_TH[2] O R/W D6 VCC_CMP_TH[2] O R/W D7 VCC_CMP_TH[2] O R/W D8 VCC_CMP_TH[2] O R/W D7 VCC_CMP_TH[2] O R/W D8 VCC_CMP_TH[2] O R/W D7 VCC_CMP_TH[2] O R/W D8 VCC_CMP_TH[2] O R/W D9 VCC_CMP_TH[2] O R/W D1 VCC_CMP_TH[2] O R/W D2 VCC_CMP_TH[2] O R/W D3 VCC_CMP_TH[2] O R/W D4 VCC_CMP_TH[2] O	32 (32x1=32[count])	——(
D4 ATPCRX_NCTRL_ERR_TH[4] 0 R/W		-			
D5 ATPCRX_NCTRL_ERR_TH[5] 1 R/W		-		-	0x14
D6		_		_	
D7 ATPCRX_NCTRL_ERR_TH[7] 0 R/W		_	ATPCRX_NCTRL_ERR_TH[5]	D5	
D0 WPT_R_CNT_OVER_ERR[0] O R/W		R/W	ATPCRX_NCTRL_ERR_TH[6]	D6	
D1 WPT_R_CNT_OVER_ERR[1] O R/W		R/W	ATPCRX_NCTRL_ERR_TH[7]	D7	
Ox15 D2 WPT_R_CNT_OVER_ERR[2] 0 RW D3 0 R D4 0 R D5 0 R D6 0 R D7 0 R D7 0 R D8 D7 C R D9 VRECT_CMP_TH[0] 0 RW D1 VRECT_CMP_TH[1] 0 RW D2 VRECT_CMP_TH[2] 0 RW D3 VRECT_CMP_TH[3] 0 RW D4 VRECT_CMP_TH[4] 0 RW D5 VRECT_CMP_TH[4] 0 RW D6 VRECT_CMP_TH[5] 1 RW D6 VRECT_CMP_TH[6] 0 RW D7 VRECT_CMP_TH[6] 0 RW D8 VRECT_CMP_TH[6] 0 RW D9 VRECT_CMP_TH[7] 0 RW D1 VCC_CMP_TH[1] 0 RW D2 VCC_CMP_TH[1] 0 RW D3 VRECT_CMP_TH[1] 0 RW D6 VRECT_CMP_TH[1] 0 RW D7 VRECT_CMP_TH[1] 0 RW D8 VRECT_CMP_TH[1] 0 RW D9 VCC_CMP_TH[1] 0 RW D1 VCC_CMP_TH[1] 0 RW D2 VCC_CMP_TH[2] 0 RW D3 VCC_CMP_TH[2] 0 RW D6 VCC_CMP_TH[1] 0 RW D7 VRECT_CMP_TH[1] 0 RW D8 VCC_CMP_TH[1] 0 RW D9 VCC_CMP_TH[1] 0 RW D1 VCC_CMP_TH[2] 0 RW D2 VCC_CMP_TH[2] 0 RW D3 VCC_CMP_TH[2] 0 RW D4 VCC_CMP_TH[1] 0 RW D5 VRECT_CMP_TH[1] 0 RW D6 VRECT_CMP_TH[1] 0 RW D7 VRECT_CMP_TH[1] 0 RW D8 VRECT_CMP_TH[1] 0 RW D8 VCC_CMP_TH[1] 0 RW D9 VCC_CMP_TH[1] 0 RW D1 VCC_CMP_TH[2] 0 RW D2 VCC_CMP_TH[2] 0 RW D3 VCC_CMP_TH[2] 0 RW D4 VCC_CMP_TH[2] 0 RW D7 VRECT_CMP_TH[2] 0 RW D8 VCC_CMP_TH[2] 0 RW D8 VCC_CMP_TH[2] 0 RW D9 VCC_CMP_TH[2]			VPT_R_CNT_OVER_ERR[0]	D0	
D3	[bit] 2:2[bit] 3:8[bit] 4:16[bit] 5:32[bit] 6:48[bit] 7:63[bit]	R/W	VPT_R_CNT_OVER_ERR[1]	D1	
D4		R/W	VPT_R_CNT_OVER_ERR[2]	D2	
D4		R		D3	
D5		-			0x15
D6		-			
D7		$\overline{}$			
D0		_			
D1	alus threehold of AD converted date///DECT/ /ATDOM: 4-1	-	(DECT CMD TUG)		
D1		—		_	
D2		K/VV			
Dx16	· · · · · · · · · · · · · · · · · · ·	R/W	+		
D4 VRECT_CMP_TH[4]		R/W	/RECT_CMP_TH[3]	D3	0×16
D6 VRECT_CMP_TH[6] 0 R/W		R/W	/RECT_CMP_TH[4]	D4	0.10
D7 VRECT_CMP_TH[7]		R/W	/RECT_CMP_TH[5]	D5	
D7 VRECT_CMP_TH[7]		R/W	/RECT_CMP_TH[6]	D6	
D0 IVCC_CMP_TH[0] 0 R/W Differential value threshold of AD converted data(IVCC) (ATPC Mode) D1 IVCC_CMP_TH[1] 0 R/W 21.975[uA/code] @ RIVCC=1.2[k\Omega] (VCC regulator output current(IVCC), 12bit resolution) D2 IVCC_CMP_TH[2] 0 R/W 10.986[uA/code] @ RIVCC=2.4[k\Omega] (VCC regulator output current(IVCC), 12bit resolution) 10.986[uA/code] @ RIVCC=4.8[k\Omega] (VCC regulator output current(IVCC), 12bit resolution)		$\overline{}$			
D1 IVCC_CMP_TH[1] 0 R/W 43.945[uA/code] @ RIVCC=1.2[kΩ] (VCC regulator output current(IVCC), 12bit resolution) 21.972[uA/code] @ RIVCC=2.4[kΩ] (VCC regulator output current(IVCC), 12bit resolution) 10.986[uA/code] @ RIVCC=4.8[kΩ] (VCC regulator output current(IVCC), 12bit resolution)	alue threshold of AD converted data(IVCC) (ATPC Mode)	_			
D2 IVCC_CMP_TH[1]	ode] @ RIVCC=1.2[kΩ] (VCC regulator output current(IVCC), 12bit resolution)	R/W			
1 1 10.000[a/v00d0] @ 1/v00-1.0[id2] (v00 regulator output outroin(iv00), 125it resolution)	ode] @ RIVCC=2.4[kΩ] (VCC regulator output current(IVCC), 12bit resolution)	2			
L LOS INVEL UMP LEIST LOS RANGOSZON VIGOSZON VIGOGE UNIVERNITA VOLIDOE, IZDIO LESONOCO	deJ @ RIVCC=4.8[kΩ] (VCC regulator output current(IVCC), 12bit resolution)				
0x17 Initial value : 64		-	VCC_CMP_TH[3]		0x17
D4 IVCC_CMP_1H[4]	[uA/code]=2812[uA] @ RIVCC=1.2[kΩ],	R/W (
D5 IVCC_CMP_TH[5]		-		_	
D6 IVCC_CMP_TH[6] 1 R/W 64 x 10.986[uA/code]=703.1[uA] @ RIVCC=4.8[kΩ])	_ι uA/COGEJ=103.Τ[uA] @ ΚΙVOC=4.δ[κΩ])	$\overline{}$	VCC_CMP_TH[6]	D6	
D7 IVCC CMP THI71 0 R/W		R/W	VCC_CMP_TH[7]	D7	

9.4 Address 0x18 to 0x1F

Address		Dagistar Nama	Init	DAM	Description
Audress		Register Name	Init		Description Differential value threshold of AD converted data(V/PAT) (ATPC Mode)
ļ	D0	VBAT_CMP_TH[0]	0	R/W	Differential value threshold of AD converted data(VBAT) (ATPC Mode) 1.318[mV/code] (BAT pin voltage, 12bit resolution)
ļ	D1	VBAT_CMP_TH[1]	0	R/W	Initial value : 32 (32 x 1.318=42.18[mV])
	D2	VBAT_CMP_TH[2]	0	R/W	
0x18	D3	VBAT_CMP_TH[3]	0	R/W	
-	D4	VBAT_CMP_TH[4]	0	R/W	
-	D5	VBAT_CMP_TH[5]	1	R/W	
	D6	VBAT_CMP_TH[6]	0	R/W	
	D7	VBAT_CMP_TH[7]	0	R/W	
	D0	RIMON_RESISTOR[0]	0	R	Connected resistance detection result at RIMON pin
	D1	RIMON_RESISTOR[1]	0	R	0:1.2[kΩ] 1:2.4[kΩ] 2:4.8[kΩ] 3:Error
	D2		0	R	
0x19	D3		0	R	
0.10	D4	ATPC_PHASE[0]	0	R	ATPC Phase (operation status of ATPC Mode) monitor
	D5	ATPC_PHASE[1]	0	R	0 : Ping 1 : Identification 2 : Configuration 3 : Battery Charge
[D6		0	R	
	D7		0	R	
	D0	RECT_PSA[0]	0	R/W	On resistance setting of high side switch in rectifier (Available in 0x1A D[3]=1)
	D1	RECT_PSA[1]	0	R/W	0:1[Ω] 1:2[Ω] 2:4[Ω] 3:8[Ω]
Ī	D2	RECT_FULLSYNC_EN	0	R/W	0 : Half synchronous operation 1 : Half or full synchronous automatic change operation (Available in 0x1A D[3]=1)
044	D3	RECT_SW_FORCE	0	R/W	1 : On resistance register setting mode of high side switch in rectifier
0x1A	D4	ATR_RECT_PSA[0]	0	R	On resistance setting monitor of rectifier high-side switch
İ	D5	ATR_RECT_PSA[1]	0	R	0:1[Ω] 1:2[Ω] 2:4[Ω] 3:8[Ω]
	D6	ATR_RECT_FULLSYNC_EN	0	R	Rectifier operation monitor 0 : Half synchronous operation 1 : Half or full synchronous automatic change operation
İ	D7		0	R	
	D0	RECT_TH_FS8_HS1[0]	1	R/W	VCC regulator output current threshold 1 (decreasing) for switching the rectifier operation
i	D1	RECT_TH_FS8_HS1[1]	1	R/W	in ATPC pin and ATR pin = H
	D2	RECT_TH_FS8_HS1[2]	0	R/W	This value is compared by A/D converted result of RIMON pin voltage. 0.3516[mA/code] (VCC regulator output current(IVCC), not depending on RIMON resistance)
İ	D3	RECT_TH_FS8_HS1[3]	1	R/W	9bit resolution in setting of RIVCC=1.2[k Ω], 2.4[k Ω], 4.8[k Ω]
0x1B -	D4	RECT_TH_FS8_HS1[4]	0	R/W	Initial value : 11 (11 x 0.3516=3.868[mA])
	D5	RECT_TH_FS8_HS1[5]	0	_	Register value is applied by 0x1F D[7]=1.
	D6	RECT_TH_FS8_HS1[6]	0	R/W	Transfer talled to approve by their Eq. (2)
	D7	RECT_TH_FS8_HS1[7]	0	R/W	
	D0	RECT_TH_FS4_FS8[0]	1	R/W	VCC regulator output current threshold 2 (decreasing) for switching the rectifier operation
ł	D1	RECT_TH_FS4_FS8[1]	1	R/W	in ATPC pin and ATR pin = H
ł	D2	RECT_TH_FS4_FS8[2]	1	R/W	This value is compared by A/D converted result of RIMON pin voltage.
ł	D3	RECT_TH_FS4_FS8[3]	0	R/W	0.3516[mA/code] (VCC regulator output current(IVCC), not depending on RIMON resistance) 9bit resolution in setting of RIVCC=1.2[kΩ], 2.4[kΩ], 4.8[kΩ]
0x1C	D3		1	R/W	Initial value : 23 (23 x 0.3516=8.087[mA])
-	D4	RECT_TH_FS4_FS8[4]	0	_	Decision value is applied by 0x45 D(7), 4
-		RECT_TH_FS4_FS8[5]	-		Register value is applied by 0x1F D[7]=1.
	D6	RECT_TH_FS4_FS8[6]	0	R/W	
	D7	RECT_TH_FS4_FS8[7]	0	R/W	
-	D0	RECT_TH_FS2_FS4[0]	0		VCC regulator output current threshold 3 (decreasing) for switching the rectifier operation in ATPC pin and ATR pin = H
-	D1	RECT_TH_FS2_FS4[1]	1	R/W	This value is compared by A/D converted result of RIMON pin voltage.
ļ		RECT_TH_FS2_FS4[2]	1		0.3516[mA/code] (VCC regulator output current(IVCC), not depending on RIMON resistance)
0x1D	D3	RECT_TH_FS2_FS4[3]	1	R/W	9bit resolution in setting of RIVCC=1.2[kΩ], 2.4[kΩ], 4.8[kΩ] Initial value : 46 (46 x 0.3516=16.17[mA])
ļ	D4	RECT_TH_FS2_FS4[4]	0	R/W	· · · · · · · · · · · · · · · · · · ·
ļ	D5	RECT_TH_FS2_FS4[5]	1	_	Register value is applied by 0x1F D[7]=1.
ļ	D6	RECT_TH_FS2_FS4[6]	0	R/W	
	D7	RECT_TH_FS2_FS4[7]	0	R/W	
	D0	RECT_TH_FS1_FS2[0]	1	R/W	VCC regulator output current threshold 4 (decreasing) for switching the rectifier operation
	D1	RECT_TH_FS1_FS2[1]	1	R/W	in ATPC pin and ATR pin = H This value is compared by A/D converted result of RIMON pin voltage.
	D2	RECT_TH_FS1_FS2[2]	0	R/W	0.3516[mA/code] (VCC regulator output current(IVCC), not depending on RIMON resistance)
0x1E	D3	RECT_TH_FS1_FS2[3]	1	R/W	9bit resolution in setting of RIVCC=1.2[k Ω], 2.4[k Ω], 4.8[k Ω] Initial value : 91 (91 x 0.3516=31.99[mA])
OAIL	D4	RECT_TH_FS1_FS2[4]	1	R/W	
Į.	D5	RECT_TH_FS1_FS2[5]	0	R/W	Register value is applied by 0x1F D[7]=1.
Ī	D6	RECT_TH_FS1_FS2[6]	1	R/W	
[D7	RECT_TH_FS1_FS2[7]	0	R/W	
	D0	RECT_TH_HYS[0]	1	R/W	VCC regulator output current threshold (hysteresis) for switching the rectifier operation
İ	D1	RECT_TH_HYS[1]	1	R/W	in ATPC pin and ATR pin = H
İ	D2	RECT_TH_HYS[2]	0	R/W	Increasing current threshold is calculated by decreasing current threshold + RECT_TH_HYS. 0.3516[mA/code] (VCC regulator output current(IVCC), not depending on RIMON resistance)
	D3	RECT_TH_HYS[3]	1	R/W	9bit resolution in setting of RIVCC=1.2[k Ω], 2.4[k Ω], 4.8[k Ω]
0x1F	D4	RECT_TH_HYS[4]	0	R/W	Initial value : 11 (11 x 0.3516=3.868[mA])
Ì	D5	RECT_TH_HYS[5]	0		Register value is applied by 0x1F D[7]=1.
ł	D6	RECT_TH_HYS[6]	0	R/W	
ł	D7	RECT_TH_UPLOAD	0	R/W	1 : Load current threshold register values (0x1B to 0x1F) are applied. This register is reset after applying.
		· · · _ · · · _ o · _ o / v · o			1 / are applied. The region of the residence of

9.5 Address 0x20 to 0x27

	D:: 11	5 ·		- na/	
Address		Register Name	Init		Description
	D0	WPT_T_TRNS	0	R/W	Data transmission trigger of WPT communication 0 : Complete 1 : Start (This register is reset after transmission)
	D1		0	R	
	D2		0	R	
0x20	D3		0	R	
	D4		0	R	
	D5		0	R	
	D6		0	R	
	D7		0	R	
		WIDT T HDBIO	0	R/W	Transmission data Header of WPT communication
	D0	WPT_T_HDR[0]			Transmission data neader of WPT communication
	D1	WPT_T_HDR[1]	0	R/W	
		WPT_T_HDR[2]	0	R/W	
0x21	D3	WPT_T_HDR[3]	0	R/W	
	D4	WPT_T_HDR[4]	0	R/W	
	D5	WPT_T_HDR[5]	0	R/W	
	D6	WPT_T_HDR[6]	0	R/W	
	D7	WPT_T_HDR[7]	0	R/W	
	D0	WPT_T_MSG1[0]	0	R/W	Transmission data Message1 of WPT communication
	D1	WPT_T_MSG1[1]	0	R/W	·
	D2	WPT_T_MSG1[2]	0	R/W	
	D3		0		
0x22		WPT_T_MSG1[3]		R/W	
	D4	WPT_T_MSG1[4]	0	R/W	
	D5	WPT_T_MSG1[5]	0	R/W	
	D6	WPT_T_MSG1[6]	0	R/W	
	D7	WPT_T_MSG1[7]	0	R/W	
	D0	WPT_T_MSG2[0]	0	R/W	Transmission data Message2 of WPT communication
	D1	WPT_T_MSG2[1]	0	R/W	
	D2	WPT_T_MSG2[2]	0	R/W	
	D3	WPT_T_MSG2[3]	0	R/W	
0x23	D4	WPT_T_MSG2[4]	0	R/W	
-	D5	WPT_T_MSG2[5]	0	R/W	
			0		
	D6	WPT_T_MSG2[6]		R/W	
	D7	WPT_T_MSG2[7]	0	R/W	
	D0	WPT_R_HDR[0]	0	R	Received data Header of WPT communication This register is everywitten by part received data of WPT communication even if this register is not read.
	D1	WPT_R_HDR[1]	0	R	This register is overwritten by next received data of WPT communication even if this register is not read.
	D2	WPT_R_HDR[2]	0	R	
0x24	D3	WPT_R_HDR[3]	0	R	
0.824	D4	WPT_R_HDR[4]	0	R	
	D5	WPT_R_HDR[5]	0	R	
	D6	WPT_R_HDR[6]	0	R	
	D7	WPT_R_HDR[7]	0	R	
	D0	WPT_R_MSG1[0]	0	R	Received data Message1 of WPT communication
					This register is overwritten by next received data of WPT communication even if this register is not read.
	D1	WPT_R_MSG1[1]	0	R	
	D2	WPT_R_MSG1[2]	0	R	
0x25	_	WPT_R_MSG1[3]	0	R	
-	D4	WPT_R_MSG1[4]	0	R	
	D5	WPT_R_MSG1[5]	0	R	
	D6	WPT_R_MSG1[6]	0	R	
	D7	WPT_R_MSG1[7]	0	R	
	D0	WPT_R_MSG2[0]	0	R	Received data Message2 of WPT communication
	D1	WPT_R_MSG2[1]	0	R	This register is overwritten by next received data of WPT communication even if this register is not read.
	D2	WPT_R_MSG2[2]	0	R	
	D3	WPT_R_MSG2[3]	0	R	
0x26	D3				
		WPT_R_MSG2[4]	0	R	
	D5	WPT_R_MSG2[5]	0	R	
	D6	WPT_R_MSG2[6]	0	R	
	D7	WPT_R_MSG2[7]	0	R	
	D0	WPT_T_RATE[0]	1	R/W	WPT communication data rate setting (Receiver to Transmitter communication)
	D1	WPT_T_RATE[1]	0	R/W	0:125[bps] 1:250[bps] 2:500[bps] 3:1000[bps]
	D2	WPT_R_DIFF_OLD[0]	1	R/W	Assigning data point to calculate the rectified output voltage variation for WPT communication packet demodulation.
	D3	WPT_R_DIFF_OLD[1]	1	R/W	0:Previous data 1:Data 2 times before 2:Data 3 times before 3:Data 4 times before
0x27	D4	WPT_R_DIFF_WAIT[0]	1	R/W	Timing to acquire the rectified output voltage variation for WPT communication packet demodulation.
	D4	WPT_R_DIFF_WAIT[1]	1	R/W	Recommended value 125bps : 7 250bps : - 500bps : - 1000bps :-
			 		
	D6	WPT_R_DIFF_WAIT[2]	0	R/W R/W	
	D7	WPT_R_DIFF_WAIT[3]			

9.6 Address 0x28 to 0x2F

Authors Mark Register Name Inst. May Description						
District Control Con	Address	Bit No.	Register Name	Init	R/W	Description
District Par		D0	WPT R DIFF TH[1]	0	R/W	Threshold to detect the rectified output voltage variation for WPT communication packet demodulation.
202 NOTE, R.D.PT. PHR 0 0 NOV		D1				
Do. WPT R. DIPE THIS 0 0 NW P. DIPE THIS 1 0 NW P. DIPE THIS		_				
Del MPT R. DEF THS 0 0 NV		D2	WPT_R_DIFF_TH[3]	0	R/W	Recommended value 125bps: 32(168.7[mV]) 250bps: - 500bps: - 1000bps: -
De WFT_R_DFT_PINS	000	D3	WPT_R_DIFF_TH[4]	0	R/W	
Do. WPT R. DIEP. THING 1 NW DW DW PWT R. DIEP. THING 1 NW DW PWT R. DIEP.	UX28	D4	WPT R DIFF THI51	0	R/W	
DR WPT R DRF THE						
10 10 10 10 10 10 10 10						
D0 WFT_R_CNT_THQ 1 RW Recommended value 128bps : 10 for WFT communication packet demodulation.		D6	WPT_R_DIFF_TH[7]	0	R/W	
D0 WFT_R_CNT_THQ 1 RW Recommended value 128bps : 10 for WFT communication packet demodulation.		D7	WPT R DIFF THI81	0	R/W	
DI WFT_R_CNT_PHIST 1 RW						Counter timing to detect data 1/0 for WPT communication packet demodulation
10.2						
03 WFT_R_CNT_HIS		D1	WPI_R_CNI_IH[1]	1	R/W	Toolshinolada talab 1200pe . 1 2000pe . 1000pe .
Decomposition Decompositio		D2	WPT_R_CNT_TH[2]	0	R/W	
Decomposition Decompositio		D3	WPT R CNT THI31	1	R/W	
D5	0x29					
Decomposition Decompositio						
D7		D5	WPT_R_CNT_TH[5]	0	R/W	
D7		D6	WPT_R_CNT_TH[6]	0	R/W	
10 MPT R CNT H. ICYCII 0 0 NW Comment training to defect data presence/absence for VMPT communication packet demodulation.				0	R/W	
101 WFT_R_CMT_TH_1CYC[1] 0 0 NW NW NW NW NW NW						Country their standards of the control of the contr
			WPI_R_CNI_IH_ICYC[0]			
03		D1	WPT_R_CNT_TH_1CYC[1]	0	R/W	Recommended value 125bps: 20 25ubps: - 5uubps: - 100ubps: -
03		D2	WPT R CNT TH 1CYC[2]	1	R/W	
0-4 WFT_R_CNT_TH_LCVC[6]		_				
Page Page	0x2A	_				
Decomposition Decompositio		D4	WPT_R_CNT_TH_1CYC[4]			
De		D5	WPT_R_CNT_TH_1CYC[5]	0	R/W	
DT		D6		0	R/W	
Display Disp						
D1			WPI_R_CNI_IH_1CYC[7]		_	
D2		D0		0	R	
D3		D1		0	R	
D3	0x2B	D2		_	Ь	
December December						
D4		D3		0	R	
D6		D4		0	R	
D6		D5		0	R	
D7						
Di				_		
D1		D7		0	R	
D1		D0		0	R	
D2		_				
D3						
D4		D2		0	R	
D4	000	D3		0	R	
D5	UXZC	D4		0	R	
D6		_				
D7						
D		D6		0	R	
D1		D7		0	R	
D1		DO		0	R	
D2		_			_	
D3				_		
D4		D2		0	R	
D4		D3		0	R	
D5	0x2D	_				
D6		_		_		
D7						
D0		D6	<u> </u>	0	R	
D0		D7		0	R	
D1				_		
D2		_				
D3		D1		0	R	
D4		D2		0	R	
D4		D3		0	R	
D5	0x2E					
D6		_				
D7		D5		0	R	
D7		D6		0	R	
D0 INT_WPT_CM_RCV_MASK 0 R/W Notification setting of WPT data receiving (Tx to Rx) 0 : Notify 1 : Do not notify (flag is masked) D1 INT_CHG_STAT_CNG_MASK 0 R/W Notification setting of battery charge state transition 0 : Notify 1 : Do not notify (flag is masked) D2 INT_DD_OCP_DET_MASK 0 R/W Notification setting of DCDC overcurrent detection 0 : Notify 1 : Do not notify (flag is masked) D3 INT_VCCREG_CLDET_MASK 0 R/W Notification setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked) D4 0 R D5 0 R D6 0 R				_		
D1 INT_CHG_STAT_CNG_MASK 0 R/W Notification setting of battery charge state transition 0 : Notify 1 : Do not notify (flag is masked) D2 INT_DD_OCP_DET_MASK 0 R/W Notification setting of DCDC overcurrent detection 0 : Notify 1 : Do not notify (flag is masked) D3 INT_VCCREG_CLDET_MASK 0 R/W Notification setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked) D4 0 R D5 0 R D6 0 R						
D2 INT_DD_OCP_DET_MASK 0 R/W Notification setting of DCDC overcurrent detection 0 : Notify 1 : Do not notify (flag is masked) D3 INT_VCCREG_CLDET_MASK 0 R/W Notification setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked) D4 0 R D5 0 R D6 0 R		D0	INT_WPT_CM_RCV_MASK	0	R/W	Notification setting of WPT data receiving (Tx to Rx) 0: Notify 1: Do not notify (flag is masked)
D2 INT_DD_OCP_DET_MASK 0 R/W Notification setting of DCDC overcurrent detection 0 : Notify 1 : Do not notify (flag is masked) D3 INT_VCCREG_CLDET_MASK 0 R/W Notification setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked) D4 0 R D5 0 R D6 0 R		D1	INT_CHG_STAT_CNG_MASK	0	R/W	Notification setting of battery charge state transition 0 : Notify 1 : Do not notify (flag is masked)
D3 INT_VCCREG_CLDET_MASK 0 R/W Notification setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked) D4 0 R D5 0 R D6 0 R		D2		0	_	
D4 0 R D5 0 R D6 0 R						
D4 0 R D5 0 R D6 0 R	0x2F		INT_VCCREG_CLDET_MASK			inounication setting of VCC regulator current limit 0 : Notify 1 : Do not notify (flag is masked)
D6 0 R		D4	<u> </u>	0	R	
D6 0 R		D5		0	R	
		_			_	
10 R		_			_	
		D7		0	R	

9.7 Address 0x30 to 0x37

9.7 Auc	11622	UX3U to UX37			
Address	Bit No.	Register Name	Init	R/W	Description
	D0	INT_WPT_CM_RCV	0	R	Interruption notification of WPT data receiving (Tx to Rx) 1: Data is received (return 0 after register read)
	D1	INT_CHG_STAT_CNG	0	R	Interruption notification of battery charge state transition 1 : State is transited (return 0 after register read)
	D2	INT_DD_OCP_DET	0	R	Interruption notification of DCDC overcurrent detection 1 : Detected
000	D3	INT_VCCREG_CLDET	0	R	Interruption notification of VCC regulator current limit 1 : Current limiting
0x30	D4		0	R	
	D5		0	R	
	D6		0	R	
	D7		0	R	
	D0	MCTRL_STATE_MON[0]	0	R	Operation mode
		MCTRL_STATE_MON[1]	0	R	0,1 : Shut down mode 2 to 7 : Charge mode 1 8 : Charge mode 2 9 : Discharge mode
		MCTRL_STATE_MON[2]	0	R	
		MCTRL_STATE_MON[3]	0	R	
0x31	D4	VCCREG_CLDET	0	R	Notification of VCC regulator current limit 0 : Normal condition 1 : Current limiting
	D5	CHG_LDDET	0	R	Notification that load current automatic dividing function is operated 0 : OFF 1 : ON
	D6	BAT_ASSISTDET	0	R	Notification that assist function by battery is operated 0 : OFF 1 : ON
	D7	BAT_AGGIGTBET	0	R	Totalious and account uniquent by basely to operated 0.011 1.014
	D0	CHC STATE MONIO	0	R	Battery charging status
	D1	CHG_STATE_MON[0]	0	R	0 : Initial 1 : Pre-charge 2 : Trickle charge 3 : Fast charge 4 : Charge complete judging 5 : Charge complete
		CHG_STATE_MON[1]			6 : No battery 7 : Charge error 1 8 : Charge error 2 9 : Charge error 3
	D2	CHG_STATE_MON[2]	0	R	
0x32	D3	CHG_STATE_MON[3]	0	R	
	D4	THM_AREA[0]	0	R	Charge control profile for battery temperature 0 : No battery 1 : Charge pending in low temperature 2 : Low temperature low rate charge
	D5	THM_AREA[1]	0	R	3 : Suitable temperature charge 4 : High temperature low rate charge 5 : Charge pending in high temperature
	D6	THM_AREA[2]	0	R	
	D7		0	R	
	D0	WPT_R_ERR	0	R	WPT communication error 0: Undetected 1: Detected
	D1	I2C_WR_ERR	0	R	2-wire interface communication error 0 : Undetected 1 : Detected
	D2	RIMON_DET_ERR	0	R	RIMON connected resistance value error 0 : Undetected 1 : Detected
022	D3		0	R	
0x33	D4	DD_DDIN_OK	0	R	DCDC converter UVLO detection 0 : Detected(DCDC stop) 1 : UVLO release(DCDC start)
	D5	DD_SYS_OK	0	R	DCDC converter SYS voltage detection 0 : Low voltage condition 1 : Normal voltage condition (start up complete)
	D6	DD_OVP_DET	0	R	DCDC converter overvoltage detection 0:OVP release(DCDC start) 1:Detected(DCDC stop)
	D7	DD_OCP_DET	0	R	DCDC converter overcurrent detection 0 : Normal current 1 : Detected
	D0	FGH_DET	0	R	Battery low voltage detection H (First step) 0 : Undetected 1 : Detected
	D1	FGL_DET	0	R	Battery low voltage detection L (Second step) 0 : Undetected 1 : Detected
	D2	BUZ_MODE	0	R/W	BUZ output setting 0 : Level output 1 : Pulse output
	D3	_	0	R	
0x34	D4	DSCP_DET	0	R	Battery discharge short circuit current detection 0: Undetected 1: Detected
	D5	DOCP_DET	0	R	Battery discharge overcurrent detection 0 : Undetected 1 : Detected
	D6	DOVP_DET	0	R	Battery discharge overvoltage detection 0 : Undetected 1 : Detected
	D7	TJMAX_DET	0	R	Maximum junction temperature detection 0 : Undetected 1 : Detected
	D0	ADC_UPLOAD	0	R/W	1 : A/D converted results are fetched and 0x36 to 0x3F registers are updated. (return 0 after update)
	D1	7120_01 20712	0	R	1.790 sometica results are received and excellent and excellent registers are aparated. (retain a area aparate)
	D2		0	R	
	D2 D3		0	R	
0x35	D3		0	R	
	D4 D5		0	R	
			0		
	D6		_	R	
	D7	ADO DEOTO: ISSEE	0	R	DEGLES Assessment of the second of the secon
	D0	ADC_RECTCLIPDET	0	R	RECT pin voltage detection. RECT pin voltage is higher than ADC input voltage range. 0 : Undetected 1 : Detected
	D1		0	R	
	D2		0	R	
0x36	D3		0	R	
	D4	ADC_VRECT_I2C[0]	0	R	A/D converted result of rectified voltage (RECT pin voltage) 2.637[mV/code] (RECT pin voltage, 12bit resolution)
	D5	ADC_VRECT_I2C[1]	0	R	2.007 [1117/0000] (NEO1 PIII VOIRAGO, 1201/1000IUIIOII)
	D6	ADC_VRECT_I2C[2]	0	R	
	D7	ADC_VRECT_I2C[3]	0	R	
	D0	ADC_VRECT_I2C[4]	0	R	
	D1	ADC_VRECT_I2C[5]	0	R	
		ADC_VRECT_I2C[6]	0	R	
	D2	ADC_VINEOT_IZO[0]	_		
0x37	D2 D3	ADC_VRECT_I2C[7]	0	R	
0x37		ADC_VRECT_I2C[7] ADC_VRECT_I2C[8]	0	_	
0x37	D3	ADC_VRECT_I2C[7] ADC_VRECT_I2C[8] ADC_VRECT_I2C[9]	0	R R R	
0x37	D3 D4	ADC_VRECT_I2C[7] ADC_VRECT_I2C[8]	0	R R	

9.8 Address 0x38 to 0x3F

		Davidson Name	111	D 04/	Description.
Audress	D0	Register Name	Init 0	R/W	Description
ı -					
ı -	D1		0	R	
ıL	D2		0	R	
0x38	D3		0	R	
0,000	D4	ADC_IVCC_I2C[0]	0	R	A/D converted result of VCC regulator output current (RIMON pin voltage)
	D5	ADC_IVCC_I2C[1]	0	R	0.6592[mV/code] (RIMON pin voltage, 12bit resolution) RIMON pin voltage is limited in 1.2V(Current limit function) (1.2[V]/0.6592[mV/code] = 1820 [code])
	D6	ADC_IVCC_I2C[2]	0	R	43.94[uA/code] @ RIVCC=1.2[kΩ] (VCC regulator output current(IVCC), 12bit resolution)
ı [D7	ADC_IVCC_I2C[3]	0	R	21.97[uA/code] @ RIVCC=2.4[kΩ] (VCC regulator output current(IVCC), 12bit resolution)
	D0	ADC_IVCC_I2C[4]	0	R	10.98[uA/code] @ RIVCC=4.8[kΩ] (VCC regulator output current(IVCC), 12bit resolution)
ı f	D1	ADC_IVCC_I2C[5]	0	R	
ı F	D2	ADC_IVCC_I2C[6]	0	R	
ı F	D3	ADC_IVCC_I2C[7]	0	R	
0x39	D3	ADC_IVCC_I2C[8]	0	R	
ı F	D5		0	R	
ı F		ADC_IVCC_I2C[9]			
ı -	D6	ADC_IVCC_I2C[10]	0	R	
\vdash	D7	ADC_IVCC_I2C[11]	0	R	
	D0		0	R	
ı [D1		0	R	
ı L	D2		0	R	
0x3A	D3		0	R	
UXSA F	D4	ADC_VBAT_I2C[0]	0	R	A/D converted result of battery voltage (BAT pin voltage)
. [D5	ADC_VBAT_I2C[1]	0	R	1.318[mV/code] (BAT pin voltage, 12bit resolution)
ı F	D6	ADC_VBAT_I2C[2]	0	R	
ı F	D7	ADC_VBAT_I2C[3]	0	R	
	D0	ADC_VBAT_I2C[4]	0	R	
ı F	D1	ADC_VBAT_I2C[4] ADC_VBAT_I2C[5]	0	R	
ı F					
ı F	D2	ADC_VBAT_I2C[6]	0	R	
0x3B	D3	ADC_VBAT_I2C[7]	0	R	
	D4	ADC_VBAT_I2C[8]	0	R	
ı	D5	ADC_VBAT_I2C[9]	0	R	
ıL	D6	ADC_VBAT_I2C[10]	0	R	
	D7	ADC_VBAT_I2C[11]	0	R	
ı	D0		0	R	
. [D1		0	R	
ı [D2		0	R	
i [D3		0	R	
0x3C	D4	ADC_ICHG_I2C[0]	0	R	A/D converted result of charging current (RICHG pin voltage)
ı f	D5	ADC_ICHG_I2C[1]	0	R	0.6592[mV/code] (RICHG pin voltage, 12bit resolution)
ı F	D6	ADC_ICHG_I2C[2]	0	R	RICHG pin voltage is limited in 1.2V(1C) (1.2[V]/0.6592[mV/code] = 1820 [code]) 9.417[uA/code] @ RICHG=5.6[kΩ] (charge current(ICHG), 12bit resolution) 1C=17.14[mA]
ı F	D7	ADC_ICHG_I2C[3]	0	R	3.41/[uA/code] @ RICHG=5.5[kΩ] (charge current(ICHG), 12bit resolution) 1C=17.14[inA]
	D0	ADC_ICHG_I2C[4]	0	R	
ı F			0	R	
ı F	D1	ADC_ICHG_I2C[5]			
ı - F		ADC_ICHG_I2C[6]	0	R	
0x3D		ADC_ICHG_I2C[7]	0	R	
, L	D4	ADC_ICHG_I2C[8]	0	R	
ı L	D5	ADC_ICHG_I2C[9]	0	R	
ı L	D6	ADC_ICHG_I2C[10]	0	R	
	D7	ADC_ICHG_I2C[11]	0	R	
	D0		0	R	
, f	D1		0	R	
, [D2		0	R	
, <u>, ,</u> , †	D3		0	R	
0x3E	D4	ADC_VTHM_I2C[0]	0	R	A/D converted result of battery temperature (THM pin voltage)
, F	D5	ADC_VTHM_I2C[1]	0	R	0.6592[mV/code] (THM pin voltage, 12bit resolution)
, F	D6	ADC_VTHM_I2C[2]	0	R	
, F	D7	ADC_VTHM_I2C[2]	0	R	
$\overline{}$	D0		0	R	
, L		ADC_VTHM_I2C[4] ADC_VTHM_I2C[5]	-		
. Г	D4 1		0	R	
' [D1		_	_	
	D2	ADC_VTHM_I2C[6]	0	R	
0x3F	D2 D3	ADC_VTHM_I2C[6] ADC_VTHM_I2C[7]	0	R	
0x3F	D2 D3 D4	ADC_VTHM_!2C[6] ADC_VTHM_!2C[7] ADC_VTHM_!2C[8]	0 0	R R	
0x3F	D2 D3	ADC_VTHM_I2C[6] ADC_VTHM_I2C[7]	0	R	
0x3F	D2 D3 D4	ADC_VTHM_!2C[6] ADC_VTHM_!2C[7] ADC_VTHM_!2C[8]	0 0	R R	


9.9 Address 0x40 to 0x6F


Address	Bit No.	Register Name	Init	R/W	Description	
	D0	I2C_WRITE_EN	0	R/W	Write enable to registers of 0x00 to 0x0F by 2-wire I/F. 0 : Write disable 1: Write enable	
	D1		0	R/W		
	D2		0	R/W		
0x40	D3		0	R/W		
0.00	D4	I2C_RSET[0]	0	R/W Pull up resistance setting for SDA, SCL I/O circuit.(This resistance does not mean the p	Pull up resistance setting for SDA, SCL I/O circuit.(This resistance does not mean the pull up resistance of bus line.)	
	D5	I2C_RSET[1]	0	R/W	0:250kΩ 1:500kΩ 2:1000kΩ 3:2000kΩ	
	D6	Test Register	0	R/W	Setting 0 only. Setting 1 is forbidden.	
	D7	Test Register	0	R/W	Setting 0 only. Setting 1 is foldidden.	
0x41						
to 0x6F	Test reg	jisters (Unavailable for user)				

RAA457100GBM 10. Package Dimensions


10. Package Dimensions

JEITA Package code	RENESAS Code	Previous Code	MASS(TYP.)[g]
S-WFBGA41-3.22x2.77-0.40	SWBG0041LB-A	_	0.012






BOTTOM VIEW



SIDE VIEW



Term	Symbols	Dimensions in millimeters		
Term	Syllibols	Min	Nom	Max
Package length	D	2.72	2.77	2.82
Package width	E	3.17	3.22	3.27
Overhang dimension in length	ZD	_	0.385	_
Overhang dimension in width	ZE	_	0.41	_
Profile height	А	_	-	0.70
Stand-off height	A1	0.15	0.19	0.23
Terminal diameter	b	0.22	0.27	0.32
Terminal pitch	е	_	0.4	_
Center terminal distance from datum B	SD	_	0.2	_
Tolerance of package lateral profile	v	_	0.05	_
Positional tolerance of terminals	х	_	0.05	_
Coplanarity	у	_	0.08	_

REVISION HISTORY	RAA457100GBM Datasheet
------------------	------------------------

Date Date		Description	
Rev.	Date	Page	Summary
1.00	2017.02.28	-	First Edition issued

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Flectronics

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to quard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev 3.0-1 November 2016)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tei: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141