# PMW3360DM-T2QU: Optical Gaming Navigation Chip

# **General Description:**

PMW3360DM-T2QU is PixArt Imaging's high end gaming integrated chip which comprises of navigation chip and IR LED integrated in a 16pin molded lead-frame DIP package. It provides best in class gaming experience with the enhanced features of high speed, high resolution, high accuracy and selectable lift detection height to fulfill professional gamers' need. The chip comes with self-adjusting variable frame rate algorithm to enable wireless gaming application. It is designed to be used with LM19-LSI lens to achieve optimum performance.

## **Key Features:**

- Integrated 16 pin molded lead-frame DIP package with IR LED
- Operating Voltage: 1.8V 2.1V
- Lift detection options
  - o Manual lift cut off calibration
  - o 2mm
  - o 3mm
- High speed motion detection 250ips (typical) and acceleration 50g (max).
- Selectable resolutions up to 12000cpi with 100cpi step size
- Resolution error of 1% (typical)
- Four wire serial port interface (SPI)
- External interrupt output for motion detection
- Internal oscillator no clock input needed
- Self-adjusting variable frame rate for optimum power performance in wireless application
- Customizable response time and downshift time for rest modes
- Enhanced programmability
  - o Angle snapping
  - Angle tunability

### **Applications:**

- Wired and Wireless Optical gaming mice
- Integrated input devices
- Battery-powered input devices

# **Key Chip Parameters:**

Parameter	Value
Power supply Range	1.8V - 2.1V
Optical Lens	1:1
Interface	4 wire Serial Port Interface (SPI)
System Clock	70MHz
Frame Rate	Up to 12000 fps
Speed	250ips (typical)
Resolution	12000 cpi
Package Type	16 pin molded lead-frame
	DIP package with
	integrated IR LED

# **Ordering Information:**

Part Number	Package Type
PMW3360DM-T2QU	16pin-DIP
LM19-LSI	Lens





# **PixArt Imaging Inc.**

# **Optical Gaming Navigation Chip**

# **Contents**


1.0	System Level Description	3
1.1	Pin Configuration	3
1.2	Package Outline Drawing	4
1.3	Assembly Drawings	5
1.4	PCB Assembly Recommendation	11
1.5	Reference Schematics	12
2.0	Electrical Specifications	14
2.1	Absolute Maximum Ratings	14
2.2	Recommended Operating Conditions	14
2.3	AC Electrical Specifications	15
2.4	DC Electrical Specifications	16
3.0	Serial Peripheral Interface (SPI)	18
4.0	Burst mode operation	22
5.0	SROM Download	23
6.0	Frame Capture	24
7.0	Power Up	26
8.0	Shutdown	27
9.0	Lift cut off calibration	28
10.0	Registers Table	29
11.0	Registers Description	30
12.0	Document Revision History	57

2

# 1.0 System Level Description

This section covers PMW3360's guidelines and recommendations in term of chip, lens & PCB assemblies.

## 1.1 Pin Configuration



Pin No.	Function	Symbol	Туре	Description
1	NA	NC	NC	(Float)
2	NA	NC	NC	(Float)
3	Supply Voltage	VDDPIX	Power	LDO output for selective analog circuit
4	and	VDD	Power	Input power supply
5	I/O Voltage	VDDIO	Power	I/O reference voltage
6	NA	NC	NC	(Float)
7	Reset control	NRESET	Input	Chip reset(active low)
8	Ground	GND	GND	Ground
9	Motion Output	MOTION	Output	Motion detect
10		SCLK	Input	Serial data clock
11	4-wire spi	MOSI	Input	Serial data input
12	communication	MISO	Output	Serial data output
13		NCS	Input	Chip select(active low)
14	NA	NC	NC	(Float)
15	LED	LED_P	Input	LED Anode
16	NA	NC	NC	(Float)

Figure 1. Device output pins

Table 1. PMW3360DM-T2QU Pin Description

Items	Marking	Remark
Product	PMW3360DM-T2QU	
Number		
Lot Code	AYWWXXXXX	A: Assembly house
		<b>Y</b> : Year
		<b>WW</b> : Week
		XXXXX: PixArt reference

# 1.2 Package Outline Drawing




Figure 2. Package Outline Drawing

CAUTION: It is advised that normal static discharge precautions be taken in handling and assembling of this component to prevent damage and/or degradation which may be induced by ESD.

# 1.3 Assembly Drawings




Figure 3. Recommended chip orientation, mechanical cutouts and spacing (Top View)




Figure 4. Assembly drawing of PMW3360DM-T2QU and distance from lens reference plane to tracking surface (Z)




Figure 5. Exploded Assembly View





Figure 6. Lens Outline Drawing








Figure 7. Cross section view of lens assembly




Figure 8. Recommended Base Plate Opening

**Note:** Mouse feet should be placed close to the opening to stabilize the surface within the FOV of the chip.

### 1.4 PCB Assembly Recommendation

- 1) Insert the integrated chip and all other electrical components into PCB.
- 2) Wave-solder the entire assembly in a no-wash solder process utilizing solder-fixture. A solder-fixture is required to protect the chip from flux spray and wave solder.
- 3) Avoid getting any solder flux onto the chip body as there is potential for flux to seep into the chip package, the solder fixture should be designed to expose only the chip leads to flux spray & molten solder while shielding the chip body and optical apertures. The fixture should also set the chip at the correct position and height on the PCB.
- 4) Place the lens onto the base plate. Care must be taken to avoid contamination on the optical surfaces.
- 5) Remove the protective kapton tapes from optical apertures of the chip. Care must be taken to prevent Contaminants from entering the apertures. Do not place the PCB with the chip facing up during the entire mouse assembly process. Hold the PCB vertically when removing kapton tape.
- 6) Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The chip package will selfalign to the lens via the guide posts. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 7) **Recommendation**: The lens can be permanently secured to the chip package by melting the lens' guide posts over the chip with heat staking process. Please refer to the application note PMS0122-LM19-LSI-AN for more details.
- 8) Install mouse top case. There must be a feature in the top case to press down onto the PCB assembly to ensure all components are stacked or interlocked to the correct vertical height.




Figure 9. Block diagram of PMW3360DM-T2QU

### 1.5 Reference Schematics




Figure 10. Schematic diagram for interface between PMW3360DM-T2QU and microcontroller on a wired solution




Figure 11. Schematic diagram for interface between PMW3360DM-T2QU and microcontroller on a wireless solution

# 2.0 Electrical Specifications

### **Regulatory Requirements**

- Passes FCC "Part15, Subpart B, Class B", "CISPR 22 1997 Class B" and worldwide analogous emission limits when assembled into a mouse with shielded cable and following PixArt Imaging's recommendations.
- Passes IEC 62471: 2006 Photo biological safety of lamps and lamp systems

## 2.1 Absolute Maximum Ratings

**Table 2: Absolute Maximum Ratings** 

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Ts	-40	85	°C	
Lead Solder Temperature	T <sub>SOLDER</sub>		260	°C	For 7 seconds, 1.6mm below seating plane.
Supply Voltage	$V_{DD}$	-0.5	2.10	V	
	V <sub>DDIO</sub>	-0.5	3.60	V	
ESD (Human Body Model)			2	kV	All pins
Input Voltage	V <sub>IN</sub>	-0.5	3.6	V	All I/O pins.

### 2.2 Recommended Operating Conditions

Table 3: Recommended Operating Condition

Parameter	Symbol	Min	Тур.	Max	Units	Notes
Operating Temperature	T <sub>A</sub>	0		40	°C	
Power Supply Voltage	$V_{DD}$	1.80	1.90	2.10	V	excluding supply noise
	V <sub>DDIO</sub>	1.80	1.90	3.60	V	excluding supply noise. (VDDIO must be same or greater than VDD)
Power Supply Rise Time	t <sub>RT</sub>	0.15		20	ms	0 to VDD min
Supply Noise (Sinusoidal)	$V_{NA}$			100	mVp-p	10 kHz —75 MHz
Serial Port Clock Frequency	f <sub>SCLK</sub>			2.0	MHz	50% duty cycle
Distance from Lens Reference Plane to Tracking Surface	Z	2.2	2.4	2.6	mm	
Speed	S		250		ips	300ips on QCK, Vespula Speed, Vespula Control and FUNC 1030 surfaces
Resolution error	R <sub>esErr</sub>		1		%	Up to 200ips on QCK with 5000 cpi
Acceleration	А			50	g	In run mode

## 2.3 AC Electrical Specifications

### **Table 4. AC Electrical Specifications**

Electrical characteristics over recommended operating conditions. Typical values at 25 °C, V<sub>DD</sub> = 1.9 V, V<sub>DDIO</sub> = 1.9 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Motion Delay After Reset	t <sub>MOT-RST</sub>	50			ms	From reset to valid motion, assuming motion is present
Shutdown	t <sub>STDWN</sub>			500	μs	From Shutdown mode active to low current
Wake From Shutdown	t <sub>WAKEUP</sub>	50			ms	From Shutdown mode inactive to valid motion. Notes: A RESET must be asserted after a shutdown. Refer to section "Notes on Shutdown", also note t <sub>MOT-RST</sub>
MISO Rise Time	t <sub>r-MISO</sub>		50		ns	C <sub>L</sub> = 100pF
MISO Fall Time	t <sub>f-MISO</sub>		50		ns	C <sub>L</sub> = 100pF
MISO Delay After SCLK	t <sub>DLY-MISO</sub>			90	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO Hold Time	t <sub>hold-MISO</sub>	200			ns	Data held until next falling SCLK edge
MOSI Hold Time	t <sub>hold-MOSI</sub>	200			ns	Amount of time data is valid after SCLK rising edge
MOSI Setup Time	t <sub>setup-MOSI</sub>	120			ns	From data valid to SCLK rising edge
SPI Time Between Write Commands	t <sub>sww</sub>	180			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI Time Between Write And Read Commands	t <sub>swr</sub>	180			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI Time Between Read And Subsequent Commands	t <sub>SRW</sub> t <sub>SRR</sub>	20			μs	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the address byte of the next command.
SPI Read Address-Data Delay	t <sub>SRAD</sub>	160			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read.
SPI Read Address-Data Delay for Burst Mode Motion Read	t <sub>SRAD_MOTBR</sub>	35			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. Applicable for Burst Mode Motion Read only.
NCS Inactive After Motion Burst	t <sub>BEXIT</sub>	500			ns	Minimum NCS inactive time after motion burst before next SPI usage
NCS To SCLK Active	t <sub>NCS-SCLK</sub>	120			ns	From last NCS falling edge to first SCLK rising edge

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
SCLK To NCS Inactive (For Read Operation)	t <sub>SCLK-NCS</sub>	120			ns	From last SCLK rising edge to NCS rising edge, for valid MISO data transfer
SCLK To NCS Inactive (For Write Operation)	t <sub>SCLK-NCS</sub>	35			μs	From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer
NCS To MISO High-Z	t <sub>NCS-MISO</sub>			500	ns	From NCS rising edge to MISO high-Z state
MOTION Rise Time	t <sub>r-MOTION</sub>		50		ns	C <sub>L</sub> = 100pF
MOTION Fall Time	t <sub>f-MOTION</sub>		50		ns	C <sub>L</sub> = 100pF
Input Capacitance	C <sub>in</sub>		50		pF	SCLK, MOSI, NCS
Load Capacitance	C <sub>L</sub>			100	pF	MISO, MOTION
Transient Supply Current	I <sub>DDT</sub>			70	mA	Max supply current during the supply ramp from OV to V <sub>DD</sub> with min 150 us and max 20ms rise time. (Does not include charging currents for bypass capacitors)
	I <sub>DDTIO</sub>			60	mA	Max supply current during the supply ramp from 0V to V <sub>DDIO</sub> with min 150 us and max 20ms rise time. (Does not include charging currents for bypass capacitors)

# 2.4 DC Electrical Specifications

## Table 5. DC Electrical Specifications

Electrical characteristics, over recommended operating conditions. Typical values at 25 °C,  $V_{DD}$  = 1.9 V,  $V_{DDIO}$  = 1.9 V, LED current at 12mA, 70MHz (internal), and 1.1kHz (slow clock).

Parameter	Symbol	Min	Тур.	Max	Units	Notes
DC Supply Current	I <sub>DD_RUN1</sub>		16.3		mA	Average current consumption,
	I <sub>DD_RUN2</sub>		18.6		mA	including LED current with 1ms
	I <sub>DD_RUN3</sub>		21.6		mA	polling.
	I <sub>DD_RUN4</sub>		37.0		mA	
	DD_REST1		2.8		mA	
	DD_REST2		61.0		uA	
	DD_REST3		32.0		uA	
Power Down Current	I <sub>PD</sub>		10		μΑ	
Input Low Voltage	V <sub>IL</sub>			0.3 x V <sub>DDIO</sub>	V	SCLK, MOSI, NCS
Input High Voltage	V <sub>IH</sub>	$0.7 \times V_{DDIO}$			V	SCLK, MOSI, NCS
Input Hysteresis	V <sub>I_HYS</sub>		100		mV	SCLK, MOSI, NCS
Input Leakage Current	l <sub>leak</sub>		±1	±10	μΑ	Vin=V <sub>DDIO</sub> or OV, SCLK, MOSI, NCS
Output Low Voltage	V <sub>OL</sub>			0.45	V	lout=1mA, MISO, MOTION
Output High Voltage	V <sub>OH</sub>	V <sub>DDIO</sub> - 0.45			V	lout=-1mA, MISO, MOTION




Figure 12 Mean Resolution vs. Z at default resolution at 5000cpi




Figure 13 Path error vs. Z-height at default resolution at 5000cpi (mm)

# 3.0 Serial Peripheral Interface (SPI)

The synchronous serial port is used to set and read parameters in PMW3360DM-T2QU chip, and to read out the motion information. The serial port is also used to load SROM data into PMW3360DM-T2QU chip.

The port is a four wire port. The host microcontroller always initiates communication; PMW3360DM-T2QU chip never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a microcontroller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port are:

SCLK	Clock input, generated by the master (microcontroller).
MOSI	Input data. (Master Out/Slave In)
MISO	Output data. (Master In/Slave Out)
NCS	Chip select input (active low). <b>NCS</b> needs to be low to activate the serial port; otherwise, <b>MISO</b> will be high Z, and <b>MOSI</b> & <b>SCLK</b> will be ignored. <b>NCS</b> can also be used to reset the serial port in case of an error.

### **Motion Pin Timing**

The motion pin is an active low output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is non-zero data in the Delta\_X\_L, Delta\_X\_H, Delta\_Y\_L or Delta\_Y\_H registers. Clearing the motion bit (by reading Delta\_X\_L, Delta\_X\_H, Delta\_Y\_L or Delt


#### **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions including SROM download. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

SEE. FEEL. TOUCH.

### Write Operation

Write operation, defined as data going from the micro-controller to PMW3360DM-T2QU chip, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. PMW3360DM-T2QU chip reads MOSI on rising edges of SCLK.



MOSI Driven by Micro-Controller
Figure 14. Write operation





Figure 15. MOSI setup and hold time

### **Read Operation**

A read operation, defined as data going from PMW3360DM-T2QU chip to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by PMW3360DM-T2QU chip over MISO. The chip outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.



SCLK t<sub>DLY-MISO</sub>

 $D_0$ 

**MISO** 

Figure 17. MISO Delay and hold time

**Note:** The minimum high state of SCLK is also the minimum MISO data hold time of PMW3360DM-T2QU chip. Since the falling edge of SCLK is actually the start of the next read or write command, PMW3360DM-T2QU chip will hold the state of data on MISO until the falling edge of SCLK.

### Required timing between Read and Write Commands (tsxx)

There are minimum timing requirements between read and write commands on the serial port.




Figure 18. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the t<sub>SWW</sub> delay, then the first write command may not complete correctly.




Figure 19. Timing between write and either write or subsequent read commands




Figure 20. Timing between read and either write or subsequent read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the  $t_{SWR}$  required delay, the write command may not complete correctly. During a read operation SCLK should be delayed at least  $t_{SRAD}$  after the last address data bit to ensure that the Chip has time to prepare the requested data.

The falling edge of SCLK for the first address bit of either the read or write command must be at least  $t_{SRR}$  or  $t_{SRW}$  after the last SCLK rising edge of the last data bit of the previous read operation. In addition, during a read operation SCLK should be delayed after the last address data bit to ensure that PMW3360DM-T2QU chip has time to prepare the requested data.

# 4.0 Burst mode operation

#### **Burst Mode Operation**

Burst mode is a special serial port operation mode which may be used to reduce the serial transaction time for three predefined operations: motion read and SROM download and frame capture. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

#### **Motion Read**

Reading the Motion\_Burst register activates this mode. PMW3360DM-T2QU chip will respond with the following motion burst report in order. Motion burst report:

BYTE[00] = Motion
BYTE[01] = Observation
BYTE[02] = Delta\_X\_L
BYTE[03] = Delta\_X\_H
BYTE[04] = Delta\_Y\_L
BYTE[05] = Delta\_Y\_H
BYTE[06] = SQUAL
BYTE[07] = Raw\_Data\_Sum
BYTE[08] = Maximum\_Raw\_Data
BYTE[09] = Minimum\_Raw\_Data
BYTE[10] = Shutter\_Upper
BYTE[11] = Shutter\_Lower

After sending the register address, the microcontroller must wait for  $t_{SRAD\_MOTBR}$ , and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the microcontroller must raise the NCS line for at least  $t_{BEXIT}$  to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Procedure to start motion burst:

- 1. Write any value to Motion Burst register.
- 2. Lower NCS
- 3. Send Motion\_Burst address (0x50).
- 4. Wait for t<sub>SRAD MOTBR</sub>
- 5. Start reading SPI Data continuously up to 12 bytes. Motion burst may be terminated by pulling NCS high for at least talent.
- 6. To read new motion burst data, repeat from step 2.
- 7. If a non-burst register read operation was executed; then, to read new burst data, start from step 1 instead.




Figure 21. Motion Read sequence for step 3 to 5

Note: Motion burst data can be read from the Motion\_Burst registers even in run or rest mode.

SEE. FEEL. TOUCH.

### 5.0 SROM Download

This function is used to load the supplied firmware file contents into PMW3360DM-T2QU after chip power up sequence. The firmware file is an ASCII text file.

#### SROM download procedure:

- 1. Perform the Power-Up sequence (steps 1 to 8)
- 2. Write 0 to Rest\_En bit of Config2 register to disable Rest mode.
- 3. Write 0x1d to SROM\_Enable register for initializing
- 4. Wait for 10 ms
- 5. Write 0x18 to SROM Enable register again to start SROM Download
- 6. Write SROM file into SROM\_Load\_Burst register, 1<sup>st</sup> data must start with SROM\_Load\_Burst address. All the SROM data must be downloaded before SROM starts running.
- 7. Read the SROM ID register to verify the ID before any other register reads or writes.
- 8. Write 0x00 to Config2 register for wired mouse or 0x20 for wireless mouse design.

The SROM download success may be verified in two ways. Once execution from SROM space begins, the SROM\_ID register will report the firmware version. At any time, a self-test may be executed which performs a CRC on the SROM contents and reports the results in a register. Take note that the self-test does disrupt tracking performance and also reset registers to default value. The test is initiated by writing 0x15 to the SROM\_Enable register and the result is placed in the Data\_Out\_Lower and Data\_Out\_Upper registers. See register description for more details.




Figure 22. SROM Download Burst Mode

# 6.0 Frame Capture

This is a fast way to download a full array of raw data values from a single frame. This mode disables navigation and overwrites any downloaded firmware. A hardware reset is required to restore navigation, and the firmware must be reloaded.

To trigger the capture, write to the Frame\_Capture register. The next available complete 1 frame image will be stored to memory. The data is retrieved by reading the Raw\_Data\_Burst register using burst read method per the waveform below. If the Raw\_Data\_Burst register is read before the data is ready (step 6 below), it will return all zeros.

#### Frame Capture procedure:

- 1. The chip should be powered up and reset correctly (SROM download should be part of this powered up and reset sequence refer to Power Up sequence in data sheet for more information).
- 2. Wait for 250ms
- 3. Write 0 to Rest\_En bit of Config2 register to disable Rest mode.
- 4. Write 0x83 to Frame Capture register.
- 5. Write 0xC5 to Frame Capture register.
- 6. Wait for 20ms.
- 7. Continue burst read from Raw data Burst register until all 1296 raw data are transferred.
- 8. Continue step 1-8 to capture another frame.

Note: Manual reset and SROM download are needed after frame capture to restore navigation.




Figure 23. Frame Capture Burst Mode




Figure 24. Raw data Map (Surface referenced)

# 7.0 Power Up

Although the chip performs an internal power up self reset, it is still recommend that the Power\_Up\_Reset register is written every time power is applied. The appropriate sequence is as follows:

- 1. Apply power to VDD and VDDIO in any order, with a delay of no more than 100ms in between each supply. Ensure all supplies are stable.
- 2. Drive NCS high, and then low to reset the SPI port.
- 3. Write 0x5A to Power\_Up\_Reset register (or, alternatively toggle the NRESET pin).
- 4. Wait for at least 50ms.
- 5. Read from registers 0x02, 0x03, 0x04, 0x05 and 0x06 one time regardless of the motion pin state.
- 6. Perform SROM download.
- 7. Load configuration for other registers.

During power-up there will be a period of time after the power supply is high but before normal operation. The table below shows the state of the various pins during power-up and reset.

State of Signal Pins After VDD is Valid							
Pin	During Reset	After Reset					
NRESET	Functional	Functional					
NCS	Ignored	Functional					
MISO	Undefined	Depends on NCS					
SCLK	Ignored	Depends on NCS					
MOSI	Ignored	Depends on NCS					
MOTION	Undefined	Functional					

#### **NRESET**

The NRESET pin can be used to perform a full chip reset. When asserted, it performs the same reset function as the Power\_Up\_Reset\_Register. The NRESET pin needs to be asserted (held to logic 0) for at least 100 ns.

Note:- NRESET pin has a built in weak pull up circuit. During active low reset phase, it can draw a static current of up to 600uA.

### 8.0 Shutdown

PMW3360DM-T2QU can be set in Shutdown mode by writing to Shutdown register. The SPI port should not be accessed when Shutdown mode is asserted, except the power-up command (writing 0x5a to register 0x3a). Other ICs on the same SPI bus can be accessed, as long as the chip's NCS pin is not asserted. The SROM download is required when wake up from Shutdown mode.

To de-assert Shutdown mode:

- 1. Drive NCS high, and then low to reset the SPI port.
- 2. Write 0x5A to Power Up Reset register (or, alternatively toggle the NRESET pin).
- 3. Wait for at least 50ms.
- 4. Read from registers 0x02, 0x03, 0x04, 0x05 and 0x06 one time regardless of the motion pin state.
- 5. Perform SROM download.
- 6. Load configuration for other registers.

Pin	Status when Shutdown Mode
NRESET	High
NCS	High <sup>*1</sup>
MISO	Hi-Z <sup>*2</sup>
SCLK	Ignore if NCS = 1*3
MOSI	Ignore if NCS = 1*4
MOTION	Output High

- \*1. NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It is recommended to hold to 1 (high) during Shutdown unless powering up the chip. It must be held to 0 (low) if the chip is to be re-powered up from shutdown (writing 0x5a to register 0x3a).
- \*2. MISO should be either pull up or down during shutdown in order to meet the low power consumption specification in the datasheet.
- \*3. SCLK is ignored if NCS is 1 (high). It is functional if NCS is 0 (low).
- \*4. MOSI is ignored if NCS is 1 (high). If NCS is 0 (low), any command present on the MOSI pin will be ignored except power-up command (writing 0x5a to register 0x3a).

Note:- There are long wakeup times from shutdown. These features should not be used for power management during normal mouse motion.

### 9.0 Lift cut off calibration

This chip has the capability to optimize its lift performance by tuning internal parameters to the surface. This "Lift cut off calibration" feature involves user interaction.

Take note that the Lift cut off calibration procedure that follows references registers of seven Lift cut off calibration related registers: (i) LiftCutoff\_Tune1, (ii) LiftCutoff\_Tune2, (iii) LiftCutoff\_Tune3, (iv) LiftCutoff\_Tune\_Timeout, (v) LiftCutoff\_Tune\_Min\_Length, (vi) Raw data\_Threshold and (vii) Min\_SQ\_Run.

- 1. Ensure that the chip is powered up according to the Power Up Sequence.
- 2. Ensure that Lift cut off calibration SROM\*1 is downloaded.
- 3. Delay for 30ms.
- 4. Prompt the user that the "Lift cut off calibration" procedure is about to begin to ensure that the mouse is placed nominally on the surface (mouse is not lifted).
- 5. Start the calibration procedure by setting RUN\_CAL register bit to 1. The calibration procedure can be started by a SW prompt to the user or user-initiated through a mouse-click event.
- 6. Poll CAL\_STAT[2:0] to check the status of the calibration procedure. There are three ways to successfully stop the calibration procedure: set RUN\_CAL register bit to 0 if either:
  - o CAL STAT[2:0] = 0x02,
  - o CAL\_STAT[2:0] = 0x02 and user initiates a stop through a mouse-click event, or,
  - o  $CAL\_STAT[2:0] = 0x03$ .
    - If CAL\_STAT[2:0] = 0x04, the calibration procedure needs to be re-started.
- 7. Stop the calibration procedure by ensuring that the RUN\_CAL register bit is 0, then wait 1msec before reading the recommended "Raw data Threshold" register value, RPTH[6:0] (lower 7 bits of LiftCutoff\_Tune2 register). RPTH[6:0] recommends a raw data threshold value that replaces the default value in the tracking SROM's Raw\_data\_Threshold register to improve lift performance. The Raw\_data\_Threshold register requires the Tracking SROM\*² to be loaded.
- 8. Read the recommended "Min SQUAL Run" register value, RMSQ[7:0] (entire 8 bits of LiftCutoff\_Tune3 register). RMSQ[7:0] recommends a Min SQUAL Run value that replaces the default value in the tracking SROM's Min\_SQ\_Run register to improve lift performance. The Min\_SQ\_Run register requires the Tracking SROM\*2 to be downloaded.
- 9. The Lift cut off calibration procedure is complete.

#### Note.

SEE. FEEL. TOUCH.

<sup>\*1</sup> Lift cut off calibration SROM: SROM 0x81 or above (4KB).

<sup>\*2</sup> Tracking SROM: SROM 0x03 or above (4KB).

# 10.0 Registers Table

PMW3360DM-T2QU registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address -	Pogistor	Access (R = Read / W = Write or	Dofault Value
Address	Register	Read/Write= RW)	Default Value
0x00	Product_ID	R	0x42
0x01	Revision_ID	R	0x01
0x02	Motion	RW	0x20
0x03	Delta_X_L	R	0x00
0x04	Delta_X_H	R	0x00
0x05	Delta_Y_L	R	0x00
0x06	Delta_Y_H	R	0x00
0x07	SQUAL	R	0x00
0x08	Raw_Data_Sum	R	0x00
0x09	Maximum_Raw_data	R	0x00
0x0A	Minimum_Raw_data	R	0x00
ОхОВ	Shutter_Lower	R	0x12
Ox0C	Shutter_Upper	R	0x00
Dx0D	Control	RW	0x02
Ox0F	Config1	RW	0x31
0x10	Config2	RW	0x20
0x11	Angle_Tune	RW	0x00
0x12	Frame_Capture	RW	0x00
Ox13	SROM Enable	W	N/A
0x14	Run_Downshift	RW	0x32
0x15	Rest1_Rate_Lower	RW	0x00
0x16	Rest1_Rate_Upper	RW	0x00
0x17	Rest1 Downshift	RW	0x1F
0x18	Rest2 Rate Lower	RW	0x63
Ox19	Rest2_Rate_Upper	RW	0x00
0x1A	Rest2_Downshift	RW	0xBC
Ox1B	Rest3_Rate_Lower	RW	0xF3
Ox1C	Rest3_Rate_Upper	RW	0x01
0x24	Observation	RW	0x00
0x25	Data_Out_Lower	R	0x00
0x26	Data_Out_Upper	R	0x00
0x29	Raw_Data_Dump	RW	0x00
0x2A	SROM_ID	R	0x00
Ox2B	Min_SQ_Run	RW	0x10
0x2C	Raw_Data_Threshold	RW	0x0A
Ox2F	Config5	RW	0x31
Ох3А	Power_Up_Reset	W	N/A
Ox3B	Shutdown	W	N/A
0x3F	Inverse_Product_ID	R	0xBD
0x41	LiftCutoff_Tune3	RW	0x00
0x42	Angle_Snap	RW	0x00
0x4A	LiftCutoff_Tune1	RW	0x00
0x50	Motion_Burst	RW	0x00
0x58	LiftCutoff_Tune_Timeout	RW	0x27
Ox5A	LiftCutoff_Tune_Min_Length	RW	0x09
0x62	SROM_Load_Burst	W	N/A
0x63	Lift_Config	RW	0x02
0x64	Raw_Data_Burst	R	0x00
0x65	LiftCutoff_Tune2	R	0x00

# 11.0 Registers Description

Register: 0x00													
Name: Product_ID													
Bit	7	6	5	4	3	2	1	0					
Field	PID <sub>7</sub>	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	$PID_2$	PID <sub>1</sub>	$PID_0$					
rieiu		Reset Value: 0x42											
Access: R/W					Read Only								
Data Type:				8-bit ı	unsigned inte	ger							
Lleage	This value is a unique identification assigned to this model only. The value in this register does not change:												
Usage	it can be us	ed to verify	that the seri	al communica	ations link is f	unctional.							

Register: 0x01													
Name: Revision_ID	1												
Bit	7	6	5	4	3	2	1	0					
Field	RID <sub>7</sub>	RID <sub>6</sub>	RID <sub>5</sub>	RID <sub>4</sub>	RID <sub>3</sub>	RID <sub>2</sub>	RID <sub>1</sub>	RID <sub>0</sub>					
rieiu		Reset Value: 0x01											
Access: R/W					Read Only								
Data Type:		8-bit unsigned integer											
Usage	This register contains the current IC revision, the revision of the permanent internal firmware. It is subject												
OJUBC	to change v	vhen new IC	versions are	e released.									

Register: 0x02														
Name: Motion														
Bit	7	6	5	4	3	2	1	0						
Field	MOT Reserved 1 RData_1st Lift_Stat OP_MODE1 OP_MODE2 FRAME_RData													
rielu		Reset Value: 0x20												
Access: R/W		Read/ Write												
Data Type:					8-bit Fie	ld								
Usage	<ol> <li>Write an</li> <li>Read th</li> <li>If the M sequence not read Delta_Y</li> <li>To read</li> <li>If any of</li> </ol>	ny value to the Motion reg OT bit is set, ce to get the a d before the r _H will be los a new set of ther register v	e Motion re ster. This w Delta_X_L, I accumulated notion regis t. motion data was read i.e.	gister. ill freeze the Delta_X_H, D d motion. No ter is read fo a (Delta_X_L, any other re	Delta_X_L, De elta_Y_L and te: if Delta_X_ r the second to Delta_X_H, Degister besides	elta_X_H, Delta_ Delta_Y_H regist _L, Delta_X_H, D time, the data in elta_Y_L and De	Y_L and Delta_Y_ ters should be rea elta_Y_L and Del Delta_X_L, Delta elta_Y_H), repeat X_L, Delta_X_H,	ta_Y_H registers are a_X_H, Delta_Y_L and from Step 2.						

Field Name	Description
МОТ	Motion since last report or PD  0 = No motion  1 = Motion occurred, data ready for reading in Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H registers
[6]	Reserved.
[5]	1
RData_1st	This bit is set when the Raw_Data_Grab register is written to or when a complete raw data array has been read, initiating an increment to raw data 0,0.  0 = Raw_Data_Grab data not from raw data 0,0  1 = Raw_Data_Grab data is from raw data 0,0
Lift_Stat	Indicate the lift status of Chip, <b>0 = Chip on surface.</b> 1 = Chip lifted.
OP_Mode[1:0]	00 – Run mode 01 – Rest 1 10 – Rest 2 11 – Rest 3
FRAME_RData_1st	This bit is set to indicate first raw data in frame capture.  0 = Frame capture data not from raw data 0,0  1 = Frame capture data is from raw data 0,0

Register: 0x03													
Name: Delta_X_L													
Bit	7	7 6 5 4 3 2 1 0											
Field	X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>					
				Reset	Value: 0x00								
Access: R/W				Re	ead Only								
Data Type:			16 bits 2's c	complement n	umber. Lowe	r 8 bits of Del	ta_X.						
Usage	X movemen register.	t is counts si	ince last rep	ort. Absolute v	value is deter	mined by reso	olution. Readin	g it clears the					

Register: 0x04												
Name: Delta_X_H												
Bit	7	6	5	4	3	2	1	0				
Field	X <sub>15</sub>	X <sub>14</sub>	X <sub>13</sub>	X <sub>12</sub>	X <sub>11</sub>	X <sub>10</sub>	X <sub>9</sub>	X <sub>8</sub>				
				Reset	Value: 0x04							
Access: R/W				Ro	ead Only							
Data Type:		16 bits 2's complement number. Lower 8 bits of Delta_X.										
Usage	Delta_X_H r	must be read	after Delta_	_X_L to have t	the full motion	n data. Readin	g it clears the	register.				

Register: 0x05												
Name: Delta_Y_L												
Bit	7	6		5	4		3		2	1		0
Field	Y <sub>7</sub>	Y <sub>6</sub>	`	Y <sub>5</sub>	Y <sub>4</sub>		Y <sub>3</sub>	١	<b>'</b> 2	Y <sub>1</sub>		Y <sub>0</sub>
					R	eset Val	ue: 0x00	)				
Access: R/W						Read	Only					
Data Type:			16 bi	ts 2's co	mpleme	nt num	ber. Low	er 8 bits	of Delt	ta_Y.		
	Y movemer register.	it is count	s since la	ast repo	rt. Absol	ute valu	ie is dete	ermined	by resc	olution. R	eading it	clears the
	Motion	-32768	-32767		-2	-1	0	+1	+2		+32766	+32767
Usage		$\vdash$	+	$\dashv \mathcal{F}$	+	+	+	+	+	$\dashv \vdash$	+	$\dashv$
	Delta_Y	8000	8001		FFFE	FFFF	00	01	02		7FFE	7FFF

SEE. FEEL. TOUCH.

Register: 0x06												
Name: Delta_Y_H												
Bit	7	6	Bit	7	6	Bit	7	6				
Field	Y <sub>15</sub>	Y <sub>14</sub>	Y <sub>13</sub>	Y <sub>12</sub>	Y <sub>11</sub>	Y <sub>10</sub>	Y <sub>9</sub>	Y <sub>8</sub>				
				Reset	Value: 0x00							
Access: R/W				R	ead Only							
Data Type:		16 bits 2's complement number. Upper 8 bits of Delta_Y										
Usage	Delta_Y_H ı	must be read	d after Delta_	_Y_L to have	the full motion	n data. Readin	g it clears the	register				

Register: 0x07								
Name: SQUAL								
Bit	7	6	5	4	3	2	1	0
Field	SQ <sub>7</sub>	SQ <sub>6</sub>	SQ₅	SQ <sub>4</sub>	SQ₃	SQ <sub>2</sub>	$SQ_1$	SQ <sub>0</sub>
				Reset	Value: 0x00			
Access: R/W				Re	ead Only			
Data Type:				8-bit un	signed intege	r		
					of the numbe nd the total n		tures visible by d features.	the chip in
			Numbe	r of Features	= SQUAL Regi	ster Value * 8		
Usage	changes in S	SQUAL, varia	itions in SQU	AL when look	ing at a surfac	ce are expecte	nt frame can reed. The graph be white paper.	
	SQUAL valu	es are only v	alid in run m	node. Disable	Rest mode be	fore measurir	ng SQUAL.	




Figure 25. Average SQUAL on white paper




Figure 26. Mean SQUAL vs Z

Register: 0x08										
Name: Raw_Data_Sum										
Bit	7	6	5	4	3	2	1	0		
Field	AP <sub>7</sub>	AP <sub>6</sub>	AP <sub>5</sub>	AP <sub>4</sub>	AP <sub>3</sub>	AP <sub>2</sub>	AP <sub>1</sub>	AP <sub>0</sub>		
				Reset \	Value: 0x00					
Access: R/W	Read Only									
Data Type:				8-bit uns	igned intege	r				
	_	all 1296 raw		-		rts the upper b average raw d	•			
Usage			Average	Raw Data = Re	egister Value	* 1024 / 1296				
		_	,			.024 truncated ge every frame	• ,	. The		

Register: 0x09									
Name: Maximum_Raw_Data									
Bit	7	6	5	4	3	2	1	0	
Field	MRD <sub>7</sub>	MRD <sub>6</sub>	MRD <sub>5</sub>	MRD <sub>4</sub>	MRD <sub>3</sub>	MRD <sub>2</sub>	$MRD_1$	MRD <sub>0</sub>	
	Reset Value: 0x00								
Access: R/W	Read Only								
Data Type:	8-bit unsigned integer								
Usage	Maximum Raw data value in current frame. Minimum value = 0, maximum value = 127. The maximum raw data value can change every frame								

Optical	Gaming	Navigation	Chip
O p c.ca.	94	. ta tigation	Op

Register: 0x0A										
Name: Minimum_Raw_Data										
Bit	7	6	5	4	3	2	1	0		
Field	MinRD <sub>7</sub>	MinRD <sub>6</sub>	MinRD <sub>5</sub>	MinRD <sub>4</sub>	MinRD <sub>3</sub>	MinRD <sub>2</sub>	MinRD <sub>1</sub>	MinRD <sub>0</sub>		
	Reset Value: 0x00									
Access: R/W	Read Only									
Data Type:	8-bit unsigned integer									
Usage		Minimum Raw data value in current frame. Minimum value = 0, maximum value = 127. The minimum raw data value can change every frame								

Register: 0x0B									
Name: Shutter_Lower									
Bit	7	6	5	4	3	2	1	0	
Field	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S 2	S <sub>1</sub>	S <sub>0</sub>	
	Reset Value: 0x12								
Access: R/W	Read Only								
Data Type:	16-bit unsigned number								
Usage	Lower byte of the 16bit Shutter register								

Register: 0x0C											
Name: Shutter_Upper	•										
Bit	7	6	5	4	3	2	1	0			
Field	S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S 10	S <sub>9</sub>	S <sub>8</sub>			
		Reset Value: 0x00									
Access: R/W		Read Only									
Data Type:		16-bit unsigned number									
Usage	should be r operating r	Units are clock cycles of the internal oscillator. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average raw data values within normal operating ranges. The shutter value is checked and automatically adjusted to a new value if needed on every frame when operating in default mode.									

**Optical Gaming Navigation Chip** 

Register: 0x0D											
Name: Control											
Bit	7	6	5	4	3	2	1	0			
Field	CTRL1 <sub>7</sub> CTRL1 <sub>6</sub> CTRL1 <sub>5</sub> Reserved Reserved Reserved Reserved Reserved										
				Reset	Value: 0x02						
Access: R/W	Read Write										
Data Type:	8-bit unsigned integer										
	This register defines programmable invert able of XY register scheme.										
	Field Nar	ne	Description								
	CTRL1 <sub>[7:5</sub>	]	000 - 0 deg	ree							
Lleane			110 - 90 de	~							
Usage			$011 - 180  \mathrm{c}$								
	101 – 270 degree										
	Reserved <sub>[4:0]</sub> Reserved										
	Note: For C	<i>TRL1<sub>[7:5]</sub></i> plea	se use 0 de	gree for best	performance						

Register: 0x0F											
Name: Config1											
Bit	7	6	5	4	3	2	1	0			
Field	RES <sub>7</sub>	RES 1 <sub>6</sub>	RES <sub>5</sub>	RES <sub>4</sub>	RES <sub>3</sub>	RES <sub>2</sub>	RES <sub>1</sub>	RES <sub>0</sub>			
				Reset	Value: 0x31						
Access: R/W				Re	ad/ Write						
Data Type:				E	Bit Field						
	on the Rpt_Mod register bit (refer to the description for Config2 register).  Field Name  Description  RES[7:0] Set resolution with CPI step of 100 cpi  0x00: 100 cpi (Minimum cpi)										
Usage											

Register: 0x10								
Name: Config2								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Rest_En	Reserved	Reserved	Rpt_Mod	Reserved	0
				Reset	Value: 0x20			
Access: R/W				Re	ad/ Write			
Data Type:	Bit Field							
Usage	Field Nar [7:6] Rest_En [4:3] Rpt_Mod	Reser 0 = N 1 = Ri Reser d Selec = 0: N = 1: C X is	ormal opera EST mode en ved t the X and Y lormal CPI se PI setting fo	CPI reporting	g mode. poth delta X a fined by Conf		OxOF). CPI settii	ng for delta
	1 Bit[0]	Reser Must	ved be set to 0					

Register: 0x11											
Name: Angle_Tune											
Bit	7	6	5	4	3	2	1	0			
Field	Angle <sub>7</sub>	Angle <sub>6</sub>	Angle <sub>5</sub>	Angle <sub>4</sub>	Angle <sub>3</sub>	Angle <sub>2</sub>	Angle <sub>1</sub>	Angle <sub>0</sub>			
		Reset Value: 0x00									
Access: R/W		Read/ Write									
Data Type:	Bit Field										
Usage	Field Nar Angle[7:0	0] 0 0 0	escription xE2 -30 degr xF6 -10 degr x <b>00 0 degree</b> x0F +15 deg x1E +30 deg	e ( <b>default)</b> ree							

Register: 0x12										
Name: Frame_Capture										
Bit	7	6	5	4	3	2	1	0		
Field	FC <sub>7</sub>	FC <sub>6</sub>	FC <sub>5</sub>	FC <sub>4</sub>	FC <sub>3</sub>	FC <sub>2</sub>	FC <sub>1</sub>	FC <sub>0</sub>		
	Reset Value: 0x12									
Access: R/W				R	ead Only					
Data Type:				8-bit un	isigned intege	er				
Usage	this register	r will cause a	any firmware re required t	e loaded to be	overwritten	and stops nav	pe stored to RA vigation. A hard eading. Refer t	dware reset		

Register: 0x13											
Name: SROM_Enable											
Bit	7	6	5	4	3	2	1	0			
Field	SE <sub>7</sub>	SE <sub>6</sub>	SE <sub>5</sub>	SE <sub>4</sub>	SE <sub>3</sub>	SE <sub>2</sub>	SE <sub>1</sub>	SE <sub>0</sub>			
	Reset Value: N/A										
Access: R/W				W	rite Only						
Data Type:	8-bit unsigned integer										
	Write to thi for details.	s register to	start either	SROM downl	oad or SROM	CRC test. See	SROM Downlo	oad section			
U.S. T.	the SPI port		be used dur				ul. Navigation i e reset to defa				
Usage	SROM CRC	read proced	ure is as bel	ow:							
	1. 2.		5 to SROM_E t least 10ms	Enable registe	r.						
	3.				register Data	_Out_Lower .					

Register: 0x14											
Name: Run_Downshift											
Bit	7	6	5	4	3	2	1	0			
Field	RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD <sub>4</sub>	RD₃	$RD_2$	$RD_1$	$RD_0$			
	Reset Value: 0x32										
Access: R/W	Read/ Write										
Data Type:	8-bit unsigned integer										
Usage	calculation. The minimu Run Downs Default = 50 Max = 255x	nm register v hift time (m: 0 x 10 = 500i 10 = 2550m	ralue is 0x01 s) = RD[7:0] : ms s = 2.55s	. A value of 0; x 10 ms	. Default valuex00 will be int	ernally clippe	se the formula d to 0x01.	below for			

Register: 0x15										
Name: Res1_Rate_Lower										
Bit	7	6	5	4	3	2	1	0		
Field	R1R <sub>7</sub>	R1R <sub>6</sub>	R1R <sub>5</sub>	R1R <sub>4</sub>	R1R <sub>3</sub>	R1R <sub>2</sub>	R1R <sub>1</sub>	R1R <sub>0</sub>		
				Reset	Value: 0x00					
Access: R/W				Re	ad/Write					
Data Type:				16-bit ur	nsigned integ	er				
Usage	Lower byte of the Rest1 frame rate register.									

Register: 0x16											
Name: Rest1_Rate_Uppe	r										
Bit	7	6	5	4	3	2	1	0			
Field	R1R <sub>15</sub>	R1R <sub>15</sub> R1R <sub>14</sub> R1R <sub>13</sub> R1R <sub>12</sub> R1R <sub>11</sub> R1R <sub>10</sub> R1R <sub>9</sub> R1R <sub>8</sub>									
		Reset Value: 0x00									
Access: R/W		Read/Write									
Data Type:		16-bit unsigned integer									
Usage	value is 1 m order but m R1R[15:0] v formula bel Rest1 frame Default = (0	ns. To write the constraint of	to the registe ecutive. ot exceed 0x plation. on = (R1R[19] ms	ers, write Low (09B0, otherv 5:0] + 1) x 1 m	ver first, follov	wed by Upper al watchdog v	me rate durati . Register read will trigger a re	can be in any			

Register: 0x17										
Name: Rest1_Downshift										
Bit	7	6	5	4	3	2	1	0		
Field	R1D <sub>7</sub>	R1D <sub>6</sub>	R1D₅	R1D <sub>4</sub>	R1D₃	R1D <sub>2</sub>	R1D <sub>1</sub>	R1D <sub>0</sub>		
	Reset Value: 0x1F									
Access: R/W	Read/Write									
Data Type:				8-bit un	signed intege	r				
Usage	calculation. default mul Rest1 Dowr Default = Re	The minimu tiplier value nshift time = est1_Downs	im register v is defined th R1D[7:0] x 3 hift x 320 x F	alue is 0x01. rrough SROM 20 x Rest1_R Rest1_Rate =	A value of 0x0	00 will be inte t multiplier va	:. Use the form rnally clipped t alue is 320 )			

Register: 0x18										
Name: Rest2_Rate_Lower										
Bit	7	6	5	4	3	2	1	0		
Field	R2R <sub>7</sub>	R2R <sub>6</sub>	R2R <sub>5</sub>	R2R <sub>4</sub>	R2R <sub>3</sub>	R2R <sub>2</sub>	R2R <sub>1</sub>	R2R <sub>0</sub>		
				Reset	t Value: 0x63					
Access: R/W				Re	ad/Write					
Data Type:				16-bit uı	nsigned integ	er				
Usage	Lower byte of the Rest2 frame rate register.									

Register: 0x19										
Name: Rest2_Rate_Up	per									
Bit	7	6	5	4	3	2	1	0		
Field	R2R <sub>15</sub>	R2R <sub>14</sub>	R2R <sub>13</sub>	R2R <sub>12</sub>	R2R <sub>11</sub>	R2R <sub>10</sub>	R2R <sub>9</sub>	R2R <sub>8</sub>		
	Reset Value: 0x00									
Access: R/W				Re	ad/Write					
Data Type:		16-bit unsigned integer								
Usage	value is 10 in any orde R2R[15:0] formula be Rest2 fram	0 ms. To wr er but must value must elow for calc	ite to the reg be consecut not exceed C culation. tion = (R2R[1	gisters, write live.	Lower first, fo	llowed by Up	me rate durat per. Register r will trigger a re	ead can be		
	All the abo	ve values a	e expected	to have a +40	% and -20% o	f tolerance.				

Register: 0x1A											
Name: Rest2_Downshift											
Bit	7	6	5	4	3	2	1	0			
Field	R2D <sub>7</sub>	R2D <sub>6</sub>	R2D <sub>5</sub>	R2D <sub>4</sub>	R2D₃	R2D <sub>2</sub>	R2D <sub>1</sub>	R2D <sub>0</sub>			
		Reset Value: 0xBC									
Access: R/W		Read/Write									
Data Type:				8-bit uı	nsigned integ	er					
Usage	calculation Rest2 Dow Default = 1	n. The minin vnshift time 188 x 32 x 10	num register = R2D[7:0] x 00 = 601.6s :	value is 0x01 32 x Rest2_F = 10mins	. A value of 0	x00 will be int	. Use the form ernally clipped				

Register: 0x1B								
Name: Rest3_Rate_L	ower							
Bit	7	6	5	4	3	2	1	0
Field	R3R <sub>7</sub>	R3R <sub>6</sub>	R3R <sub>5</sub>	R3R <sub>4</sub>	R3R <sub>3</sub>	R3R <sub>2</sub>	R3R <sub>1</sub>	R3R <sub>0</sub>
				Rese	t Value: 0xF3			
Access: R/W				R	ead/Write			
Data Type:				16-bit ι	ınsigned integ	ger		
Usage	Lower byte	e of the Res	t3 frame rat	e register.				

Register: 0x1C												
Name: Res3_Rate_Upp	er											
Bit	7	6	5	4	3	2	1	0				
Field	R3R <sub>15</sub> R3R <sub>14</sub> R3R <sub>13</sub> R3R <sub>12</sub> R3R <sub>11</sub> R3R <sub>10</sub> R3R <sub>9</sub> R3											
		Reset Value: 0x01										
Access: R/W				Re	ad/Write							
Data Type:		16-bit unsigned integer										
	Upper byte of the Rest3 frame rate register. This register sets the Rest3 frame rate duration. Default value is 500 ms. To write to the registers, write Lower first, followed by Upper. Register read can be in any order but must be consecutive.											
Heago	R3R[15:0] v formula bel			09B0, otherw	vise an interna	al watchdog w	vill trigger a res	set. Use the				
Usage	Rest3 frame	rate durati	on = (R3R[15	5:0] + 1) x 1 m	ns							
	Default = (4	99 + 1) x 1 =	= 500 ms									
	All the abov	e values are	expected to	have a +40%	% and -20% of	tolerance.						

Register: 0x24											
Name: Observation											
Bit	7	6	5	4	3	2	1	0			
Field	Reserved	OB <sub>6</sub>	OB <sub>5</sub>	OB <sub>4</sub>	OB <sub>3</sub>	OB <sub>2</sub>	OB <sub>1</sub>	OB <sub>0</sub>			
	Reset Value: 0x00										
Access: R/W	Read/Write										
Data Type:	Bit Field										
Usage	scheme to de T <sub>dly_obs</sub> is de tolerance no	fined as the eed to be ta 0x1.4) + 0.5	longest franken into acc = 700.5mse escription ROM_RUN: I	ne period + 0. ount. For e.g. oc.	ESD. 5msec. The lo	ongest frame : Rest3 rate of	e used as part of period is Rest3 5500msec is us	. Clock			
			= SROM not = SROM run	_							
	OB[5:0]	Se	et once per f	rame							

Register: 0x25								
Name: Data_Out_Lower								
Bit	7	6	5	4	3	2	1	0
Field	DO <sub>7</sub>	DO <sub>6</sub>	DO <sub>5</sub>	DO <sub>4</sub>	DO <sub>3</sub>	$DO_2$	DO <sub>1</sub>	DO <sub>0</sub>
				Reset	Value: 0x00			
Access: R/W				Re	ead Only			
Data Type:				16-bit uı	nsigned intege	er		
Usage	Lower byte	of the Data <sub>-</sub>	_Out registe	r				

Optical	Gaming	Navigation	Chip
---------	--------	------------	------

Register: 0x26										
Name: Data_Out_Upper										
Bit	7	6	5	4	3	2	1	0		
Field	DO <sub>15</sub>	DO <sub>14</sub>	DO <sub>13</sub>	DO <sub>12</sub>	DO <sub>11</sub>	DO <sub>10</sub>	DO <sub>9</sub>	DO <sub>8</sub>		
				Reset	Value: 0x00					
Access: R/W		Read Only								
Data Type:				16-bit ur	nsigned integ	er				
		_		he SROM CRC to SROM_Ena		a can be reac	l out in any ord	ler. The SROM		
Usage	CRC Resu	ult	Data_	Out_Upper		Data_Out_L	ower			
	SROM CF	RC test	OxBE			OxEF				

Register: 0x29													
Name: Raw_Data_Grab													
Bit	7	7 6 5 4 3 2 1 0											
Field	Valid	RD_D <sub>6</sub>	RD_D <sub>5</sub>	RD_D <sub>4</sub>	RD_D <sub>3</sub>	RD_D <sub>2</sub>	RD_D <sub>1</sub>	RD_D₀					
				Reset	Value: 0x00								
Access: R/W	Read / Write												
Data Type:	8-bit unsigned integer												
Usage	1. Write 2. Write 3. Read 4. Then valid f	oready, and to Bit [5] or any value to MOTION reg continuously or each raw	then read da of register 0x2 Raw_Data_( ister 0x02 & o reading Raw data read.	ta from this ro LO (Config2) to Grab register to check for Bit [ _Data_Grab (	egister for the o disable Rest to reset the re (4) for first rav register for ra	e raw data. : mode. egister. w data in raw	n register to cl data grab to b 96 times. Ensu red.	e ready.					

Optical	Gaming	Navigation	Chip
Optical	Guilling	T T T T T T T T T T T T T T T T T T T	CITIP

Register: 0x2A									
Name: SROM_ID									
Bit	7	6	5	4	3	2	1	0	
Field	SR <sub>7</sub>	SR <sub>6</sub>	SR <sub>5</sub>	SR <sub>4</sub>	SR <sub>3</sub>	SR <sub>2</sub>	SR <sub>1</sub>	SR <sub>0</sub>	
					0x00				
Access: R/W				R	ead Only				
Data Type:				8-bit ur	signed intege	er			
Usage	successfully	Contains the revision of the downloaded Shadow ROM (SROM) firmware. If the firmware has been successfully downloaded and the chip is operating out of SROM, this register will contain the SROM firmware revision; otherwise it will contain 0x00.							

Register: 0x2B									
Name: Min_SQ_Run									
Bit	7	6	5	4	3	2	1	0	
Field	MSQR <sub>7</sub>	MSQR <sub>6</sub>	MSQR <sub>5</sub>	MSQR <sub>4</sub>	MSQR₃	MSQR <sub>2</sub>	MSQR <sub>1</sub>	MSQR <sub>0</sub>	
	Reset Value: 0x10								
Access: R/W				Re	ad/Write				
Data Type:				E	Bit Field				
Usage	values of ze	ero. Typicall	y, the defaul	t value of this	register shou		I produce mot odified as a res above.		

**Optical Gaming Navigation Chip** 

Register: 0x2C											
Name: Raw_Data_Threshold											
Bit	7	6	5	4	3	2	1	0			
Field	RDTH <sub>7</sub>	RDTH <sub>7</sub> RDTH <sub>6</sub> RDTH <sub>5</sub> RDTH <sub>4</sub> RDTH <sub>3</sub> RDTH <sub>2</sub> RDTH <sub>1</sub> RDTH <sub>0</sub>									
		Reset Value: 0x0A									
Access: R/W		Read/ Write									
Data Type:		Bit Field									
Usage	features. The value will make increase SC If raw data SQUAL too are not trace.	ne raw data anake it easieng UAL since methreshold is low and degukable.	threshold regarder of a feature of the set too high rades tracking lue of this regarder	gister defines re to be conside s will be conside , it will invalideng. If raw data egister should	what is consi dered valid. T idered valid a late features t a threshold is	that are actuall set too low, it ified as the res	eature. A low raw data thr y trackable, t will validate f	threshold reshold will hus making eatures that			

Optical	Gaming	Navigation	Chip
Optical	Guilling	T T T T T T T T T T T T T T T T T T T	CITIP

Register: 0x2F										
Name: Config5										
Bit	7	6	5	4	3	2	1	0		
Field	RESX <sub>7</sub>	RESX <sub>6</sub>	RESX <sub>5</sub>	RESX <sub>4</sub>	RESX <sub>3</sub>	RESX <sub>2</sub>	RESX <sub>1</sub>	RESX <sub>0</sub>		
				Reset	Value: 0x31					
Access: R/W				Re	ad/ Write					
Data Type:				E	Bit Field					
	Field Nar	and optional values.  Field Name Description								
Usage	Field Name         Description           RESX [7:0]         Set resolution with CPI step of 100 cpi           0x00: 100 cpi (Minimum cpi)         0x01: 200 cpi           0x02: 300 cpi         :           :         :           0x31: 5000 cpi (default cpi)         :           :         :									
			<b>0x31: 5000 c</b> : :	pi (default cp	i)					

Register: 0x3A										
Name: Power_Up_Reset										
Bit	7	6	5	4	3	2	1	0		
Field	PUR <sub>7</sub>	PUR <sub>6</sub>	PUR <sub>5</sub>	PUR <sub>4</sub>	PUR <sub>3</sub>	PUR <sub>2</sub>	PUR <sub>1</sub>	PUR <sub>0</sub>		
	Reset Value: N/A									
Access: R/W				W	rite Only					
Data Type:				8-bit un	signed intege	r				
Usage		_			_		values. Reset r Frame Captu			

Register: 0x3B										
Name: Shutdown										
Bit	7	6	5	4	3	2	1	0		
Field	SD <sub>7</sub>	SD <sub>6</sub>	SD <sub>5</sub>	SD <sub>4</sub>	SD₃	SD <sub>2</sub>	$SD_1$	SD <sub>0</sub>		
		Reset Value: N/A								
Access: R/W				W	rite Only					
Data Type:		8-bit unsigned integer								
Usage	Write 0xB6 the recover		•	own mode. Re	efer to the Sh	utdown section	n for more de	tails and on		

Register: 0x3F										
Name: Inverse_Product_ID										
Bit	7	6	5	4	3	2	1	0		
Field	PID <sub>7</sub>	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	PID <sub>2</sub>	PID <sub>1</sub>	PID <sub>0</sub>		
		Reset Value: 0xBD								
Access: R/W				Re	ead Only					
Data Type:		Bit Field								
Usage	This value is	s the inverse	of the Prod	uct_ID. It is u	sed to test the	e SPI port hard	ware			

Register: 0x41										
Name: LiftCuttoff_Tune3										
Bit	7	6	5	4	3	2	1	0		
Field	RMSQ <sub>7</sub>	RMSQ <sub>7</sub> RMSQ <sub>6</sub> RMSQ <sub>5</sub> RMSQ <sub>4</sub> RMSQ <sub>3</sub> RMSQ <sub>3</sub> RMSQ <sub>1</sub> RMSQ <sub>0</sub>								
	Reset Value: 0x00									
Access: R/W	Read/Write									
Data Type:				E	Bit Field					
Usage	This register is valid only if the calibration procedure is stopped successfully. RMSQ[7:0] recommends a minimum Squal run value that replaces the default value in the Min_SQ_Run register to improve lift performance. LiftCutoff_Tune3 is only available if Lift cut off calibration SROM is used for Lift cut off calibration.									

Register: 0x42								
Name: Angle_Snap								
Bit	7	6	5	4	3	2	1	0
Field	AS_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	Reset Value: 0x00							
Access: R/W				Re	ad/Write			
Data Type:				E	Bit Field			
	The AS_EN	bit in this re	gister enable	es or disables	the Angle Sna	ap feature.		
Usage	AS_EN = 0 (	Angle snap	disabled. Thi	s is the defau	lt value.)			
	AS_EN = 1	Angle snap	enabled with	n 5° snap setti	ng.)			

Register: 0x4A											
Name: LiftCuttoff_Tune	1										
Bit	7	6	5	4	3	2	1	0			
Field	RUN_CAL	Reserved	Reserved	Reserved	Reserved	CAL_STAT2	CAL_STAT1	CAL_STAT0			
				Reset	Value: 0x00						
Access: R/W				Re	ad/Write						
Data Type:				E	Bit Field						
	calibration	This register is used to start either the Shutter Calibration or the SQUAL Calibration Lift cut off calibration procedure. It is also used to check the status of either procedure. Refer to the Lift cut off calibration section for more details.									
	Field Nan	ne	Description 0 = Stop Shutter Calibration procedure (default)								
	RUN_CAI	-			ation procedu ation procedu						
	Bit [6:3]		Reserved		<u>'</u>						
	CAL_STA	T[2:0]	0x00 = Re	served							
Haana			0x01 = Ca	libration in pr	ogress.						
Usage	0x01 = Calibration in progress.  0x02 = Calibration successfully completed (minimum length met). Surface data collection continues until timeout. Registers LiftCutoff_Tune_Min_Length and LiftCutoff_Tune_Timeout define the minimum length threshold and timeout respectively.										
			0x03 = Calibration successfully completed (minimum length met) and timeout has triggered. Surface data collection stops automatically.								
			OxO4 = Calibration unsuccessful (minimum length not met) and timeout has triggered.								
			0x05 - 0x0	)7 = Reserved							

2 MB <sub>2</sub>	1 MB <sub>1</sub>	0						
	1 MB.	_						
MB <sub>2</sub>	MR.							
,52	IVID1	$MB_0$						
Reset Value: 0x00								
2								
8-Bit unsigned integer								
of up to 12 registe	er bytes. See th	e Burst Mode-						
ָ י י	teger							

Register: 0x58										
Name: LiftCuttoff_Tune_	Timeout									
Bit	7	6	5	4	3	2	1	0		
Field	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
	Reset Value: 0x27									
Access: R/W	Read/Write									
Data Type:				E	Bit Field					
	This registe	r sets the m	inimum Lift o	cut off calibra	tion timeout	threshold.				
	Timeout (se	ec) = (TIMEO	UT[7:0] + 1)	x 0.5 sec						
Usage	Default = (3	9 + 1) x 0.5	= 20 sec							
	Allowed TIN	MEOUT[7:0]	range is 0x00	0 (0.5 sec) to	0xF9 (125 sec	·).				
	All the abov	e values are	expected to	have a +40%	% and -20% of	tolerance.				

$\overline{}$		C	Nie teatter	Cl. · ·
U	ptical	Gaming	Navigation	Cnip

Register: 0x5A											
Name: LiftCuttoff_Tu	ne_Min_Length										
Bit	7	6	5	4	3	2	1	0			
Field	MINL <sub>7</sub>	MINL <sub>7</sub> MINL <sub>6</sub> MINL <sub>5</sub> MINL <sub>4</sub> MINL <sub>3</sub> MINL <sub>3</sub> MINL <sub>1</sub> MINL <sub>0</sub>									
		Reset Value: 0x09									
Access: R/W		Read/Write									
Data Type:		Bit Field									
	This register sets the minimum Lift cut off calibration length threshold.										
	Minimum Length (inches) = (MINL[7:0] + 1) x 2 inches										
	Default = (9	+ 1) x 2 = 2	0 inches								
Usage	Allowed MI	NL [7:0] ran	ge is 0x00 (2	inches) to 0x	:F9 (500 inche	s).					
	approximat	Actual distance is expected to have a tolerance that is strongly dependent on MINL. The tolerance is approximately 40% for MINL = 0x04 (10 inches) and above. It is not recommended to set a MINL that is lower because the tolerance can potentially increase to 100%.									

Register: 0x62								
Name: SROM_Load_Burst								
Bit	7	6	5	4	3	2	1	0
Field	SL <sub>7</sub>	SL <sub>6</sub>	SL <sub>5</sub>	SL <sub>4</sub>	SL <sub>3</sub>	SL <sub>2</sub>	SL <sub>1</sub>	SL <sub>0</sub>
	Reset Value: N/A							
Access: R/W	Write Only							
Data Type:	8-Bit unsigned integer							
Usage	The SROM_Load_Burst register is used for high-speed programming SROM from an external PROM or microcontroller. See the SROM Download section for use details.							

Register: 0x63										
Name: Lift_Config										
Bit	7	6	5	4	3	2	1	0		
Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LIFC1	LIFC0		
		Reset Value: 0X02								
Access: R/W	Read/Write									
Data Type:	Bit Field									
	This register defines the lift detection height threshold. The lift status bit is asserted when the chip is above the threshold.									
	LIFC[	1:0] D	Description							
Usage	00	) Ro	Reserved							
	10	10 Lift detection height = nominal height + 2 mm (default value).								
	Lift detection height = nominal height + 3 mm.									
					·			· · · · · · · · · · · · · · · · · · ·		

Register: 0x64								
Name: Raw_Data_Burst								
Bit	7	6	5	4	3	2	1	0
Field	RDB <sub>7</sub>	RDB <sub>6</sub>	RDB <sub>5</sub>	RDB <sub>4</sub>	RDB₃	RDB <sub>2</sub>	RDB <sub>1</sub>	RDB <sub>0</sub>
	Reset Value: 0X00							
Access: R/W	Read Only							
Data Type:	8-Bit unsigned integer							
Usage	The Raw_Data_Burst register is used for high-speed access to all the raw data values for one complete frame capture, without having to write to the register address to obtain each raw data. The data pointer is automatically incremented after each read so all 1296 raw data values may be obtained by reading this register 1296 times. See the Frame Capture section for details.  Note: Maximum raw data value is 127. PB7 is always zero.							

Register: 0x65								
Name: LiftCuttoff_Tune2								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	RPTH <sub>6</sub>	RPTH₅	RPTH₄	RPTH₃	RPTH₃	RPTH <sub>1</sub>	RPTH₀
	Reset Value:0x00							
Access: R/W	Read Only							
Data Type:	Bit Field							
	This register provides Lift cut off calibration related readout registers. See the Lift cut off calibration section for more details.							
	Field Name Description							
Usage	RPTH[6:0] These bits are valid only if calibration procedure is stopped successfully.  RPTH[6:0] recommends a raw data threshold value that replaces the default value in the Raw_Data_Threshold register to improve lift performance.							

## 12.0 Document Revision History

<b>Revision Number</b>	Date	Description
1.00	19 Aug 2014	- Initial creation
1.10	26 Nov 2015	- pg8 update Fig6 Lens Outline Drawing
		- pg10 update Fig8 Recommended Base Plate Opening
		- pg28 add item #3 Delay for 30mis
1.20	25 Feb 2016	- pg23 add point #8 Write 0x00 to Config2 register for wired mouse or 0x20 for
		wireless mouse design
1.30	6 Apr 2016	- pg47 add Register 0x29 Pix_Grab information
1.40	3 Aug 2016	- pg55 modify Register 0x63 Lift_Config register information. Removed setting
		0x00
1.50	26 Sep 2016	- Update document. Change "sensor" to "chip" & "pixel" to "raw data"
		- Change PixArt RoH Logo
		- Change Image Array to Picture Element Array