

# High Efficiency, Support 0.3% PWM Dimming Boost WLED Driver

#### **FEATURES**

- Support 0.3% PWM dimming
- 200mV Reference Voltage
- Up to 89% Efficiency for 2P7S LEDs
- PWM control input for CABC operation
- 1.1MHz Switching Frequency
- 38V Over-voltage Protection for up to 10 LEDs in Series
- 2.7V to 5.5V Input Voltage Range
- Over-current and Over-temperature Protection
- Built-in Soft-start Limits Inrush Current
- DFN 2mm X2mm X0.75mm-6L package

#### **APPLICATIONS**

- Mobile Phones
- Portable Media Players
- PDAs
- GPS Receivers

#### GENERAL DESCRIPTION


The AW9967 is a white LED (WLED) driver with integrated boost converter. The boost converter runs at 1.1MHz fixed switching frequency, with an internal 40V, 2A switch FET, the AW9967 can drive one string (up to 10 LEDs) and parallel LED strings.

The full-scale WLED current can be set by the equation 200mV/R<sub>SET</sub>. R<sub>SET</sub> should be changed for parallel applications.

The current of WLED can also be set with duty cycle of PWM signal applied to the CTRL pin with 20kHz~100kHz.

AW9967 integrates built-in soft-start function to minimize the power supply inrush current. AW9967 also integrates over-current protection, LED open protection and over temperature protection(OTP) to prevent chip from entering abnormal operating conditions.

#### TYPICAL APPLICATION CIRCUIT





# PIN CONFIGURATION AND TOP MARK




Figure 1 Pin Configuration and Top Mark

#### **PIN DEFINITION**

No.	NAME	DESCRIPTION					
1	FB	Feedback pin. Connect R <sub>SET</sub> from FB to GND.					
2	NC	No Connection					
3	GND	Ground.					
4	SW	Switching node.					
5	CTRL	Enable pin. It also can be used for PWM digital dimming.					
6	VIN	Power					
7	GND	Exposed pad should be soldered to PCB board and Connected to GND.					



# **FUNCTIONAL BLOCK DIAGRAM**




Figure 2 FUNCTIONAL BLOCK DIAGRAM



# **TYPICAL APPLICATION CIRCUITS**




Figure 3 Typical Application of AW9967



#### **ORDERING INFORMATION**

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW9967DNR	-40°C ~ 85°C	DFN 2mmx2mm-6L	5HRH	MSL1	ROHS+HF	3000 units/ Tape and Reel




Figure 4 Package Information

# **ABSOLUTE MAXIMUM RATINGS(NOTE1)**

PARAMETERS	RANGE					
Supply voltage range VIN <sup>(NOTE 2)</sup>	-0.3V to 6V					
Voltage on FB,CTRL (NOTE 2)	-0.3V to 6V					
Voltage on SW <sup>(NOTE 2)</sup>	-0.3V to 40V					
Junction-to-ambient thermal resistance θ <sub>JA</sub>	120°C /W					
Operating free-air temperature range	-40°C to 85°C					
Operating Junction temperature T <sub>J</sub>	-40°C to 150°C					
Storage temperature Tstg	-65°C to 150°C					
Lead Temperature (Soldering 10 Seconds)	260°C					
ESD(NOTE 3)						
ALL PINS HBM (human body model) (NOTE 4)	±2kV					
ALL PINS CDM (charge device model) (NOTE 5)	±1.5kV					
Latch-up <sup>(NOTE 6)</sup>						
Latch up current maximum rating per IEDEC standard	+IT: 200mA					
Latch-up current maximum rating per JEDEC standard	-IT: -200mA					

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: All voltage values are with respect to network ground terminal.



NOTE3: This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. AWINIC recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

NOTE4: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: ESDA/JEDEC JS-001-2017.

NOTE5: Test Condition: ESDA/JEDEC JS-002-2018.

NOTE6: Test Condition: JESD78E.



# **ELECTRICAL CHARACTERISTICS**

Test Condition:  $T_A = 25$ °C, VIN = 3.6V,  $V_{CTRL} = VIN$  (Unless otherwise specified).

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY	VOLTAGE AND CURRENT					
VIN	Input voltage range		2.7		5.5	V
Vuvlo	Under-voltage lockout threshold	VIN falling		2.2	2.39	V
V <sub>HYS</sub>	Under-voltage lockout hysteresis			100		mV
I <sub>SD</sub>	Shutdown current	V <sub>CTRL</sub> = GND, VIN=4.2V	X	0.1	1	μΑ
IQ	Operating quiescent current	VFB = 1V		250		μΑ
PWM DIM	MING CONTROL					
f <sub>PWM</sub>	Frequency of PWM dimming		10		100	kHz
D <sub>PWM</sub>	PWM dimming duty cycle		0.3		100	%
t <sub>MIN_ON</sub>	Minimum on pulse width			50		ns
VOLTAGE	AND CURRENT CONTROL					
V <sub>REF</sub>	Voltage feedback regulation voltage	PWM duty cycle = 100%	194	200	205	mV
	Voltage feedback regulation voltage under brightness	PWM duty cycle = 1%	1.575	2.25	2.925	mV
$V_{REF\_PWM}$		PWM duty cycle = 0.5%	0.5	1.25	2	mV
	control	PWM duty cycle = 0.3%		0.6		mV
lғв	Voltage feedback input bias current			0.1	1	μΑ
BOOST C	ONVERTER					
D	N-channel MOSFET on-	VIN = 3.6V		0.25		Ω
$R_{DS(on)}$	resistance	VIN = 3.0V			0.5	Ω
fs	Oscillator frequency		800	1100	1400	kHz
D <sub>MAX</sub>	Maximum duty cycle		90	93		%
OCP AND	OVP					
I <sub>LIM</sub>	N-channel MOSFET current limit		1.5	2	2.5	Α
V <sub>OVP</sub>	Open LED overvoltage protection threshold	Measured on the SW pin	36	38	40	V
t <sub>REF</sub>	VREF filter time constant			480		μS
CTRL INT	ERFACE			•	•	
V <sub>CTRL_H</sub>	CTRL logic high voltage	VIN = 2.7V to 5.5V	1.4			V
V <sub>CTRL_L</sub>	CTRL logic low voltage	VIN = 2.7V to 5.5V			0.4	٧
Rctrl	CTRL pull down resistor			600		kΩ


awinic

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT			
toff	CTRL pulse width to shutdown	CTRL high to low			ms				
THERMAL	THERMAL SHUTDOWN								
Тотр	Thermal shutdown threshold			165		°C			
T <sub>HYS</sub>	Thermal shutdown threshold hysteresis			15		°C			



# **TYPICAL CHARACTERISTICS**


 $T_A$ =+25°C, L=10 $\mu$ H, C<sub>IN</sub>=10 $\mu$ F, C<sub>OUT</sub>=1 $\mu$ F, unless otherwise noted.





# **TYPICAL CHARACTERISTICS(CONTINUED)**

 $T_A$ =+25°C, L=10 $\mu$ H,  $C_{IN}$ =10 $\mu$ F,  $C_{OUT}$ =1 $\mu$ F, unless otherwise noted.





#### DETAILED FUNCTIONAL DESCRIPTION

The AW9967 is a white LED backlight driver IC, which operates in pulse width modulation (PWM) mode with 1.1MHz constant switching frequency and integrates 40V/2.0A switch FET. The duty cycle of boost regulator is set by the error amplifier output and the inductor current signal applied to the PWM comparator. When duty cycle exceeds 50%, slope compensation is added to the current signal for current loop stableness.

#### SOFT START

When the device is enabled, the error amplifier output ramps up to the target voltage in a specific time. This ensures that the output voltage rises slowly to reduce the input inrush current.

#### OPEN LED OVER-VOLTAGE PROTECTION

The over-voltage protection function monitors the output voltage via the SW pin voltage. The OVP threshold voltage is 38V typically. Once the LED is open, the output voltage reaches the OVP threshold, the driver will be shut down. During detect process, output voltage will keep stepping up for 8 clock cycles.

#### SHUTDOWN

The CTRL pin is used for enable device and PWM dimming. When the CTRL voltage is logic low for more than 2.5ms, the driver will be shut down.

#### **UNDER-VOLTAGE LOCKOUT**

When the input voltage is lower than the UVLO threshold (2.2V typ.), the driver will turn off. If the input voltage rises by under-voltage lockout hysteresis, the IC restarts.

#### **CURRENT PROGRAM**

The LED current is programmed externally using a resistor in series with the LED string. The value of the R<sub>SET</sub> can be calculated by the following equation:

$$I_{LED} = \frac{V_{FB}}{R_{SET}} \tag{1}$$

Where:

ILED = output current of LEDs

V<sub>FB</sub> = regulated voltage of FB

R<sub>SET</sub> = current sense resistor

#### PWM BRIGHTNESS DIMMING

When the CTRL pin is constantly high, the FB voltage is regulated to 200mV typically. However, the CTRL pin allows a PWM signal to reduce this regulation voltage, it achieves LED brightness dimming. The relationship between the duty cycle and the FB voltage is given by the following equation:

11

$$V_{FB} = Duty \times 200 \text{mV} + 0.2 \text{mV}$$
 (2)

Where:

Duty = duty cycle of the PWM signal

200mV = internal reference voltage

awinid

As shown in the FIGURE 5, the IC chops up the internal 200mV reference voltage at the duty cycle of the PWM signal. The pulse signal is then filtered by an internal low pass filter. The output of the filter is connected to the error amplifier as the reference voltage for the FB pin regulation. Therefore, although a PWM signal is used for brightness dimming, only the WLED DC current is modulated, which is often referred as analog dimming. This eliminates the audible noise which often occurs when the LED current is pulsed in replica of the frequency and duty cycle of PWM control. Unlike other scheme which filters the PWM signal for analog dimming, AW9967 regulation voltage is independent of the PWM logic voltage level which often has large variations.




Figure 5 Block Diagram of Programmable FB Voltage Using PWM Signal

#### THERMAL SHUTDOWN

An internal thermal shutdown turns off the device when the typical junction temperature exceed 165°C. The device will restart when the junction temperature decreases by 15°C.



#### **APPLICATION INFORMATION**

#### INDUCTOR SELECTION

Because the selection of inductor affects power supply's steady state operation, transient behavior, loop stability and the boost converter efficiency, the inductor is one of the most important components in switching power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current.

The inductor DC current can be calculated as:

$$I_{\text{IN\_DC}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{V_{\text{IN}} \times \eta}$$
 (3)

The inductor current peak to peak ripple can be calculated as

$$I_{PP} = \frac{1}{L \times F_S \times (\frac{1}{V_{OUT} + V_F - V_{IN}} + \frac{1}{V_{IN}})}$$
(4)

Therefore, the peak current IP seen by the inductor is calculated as

$$I_{P} = I_{IN\_DC} + \frac{I_{PP}}{2} \tag{5}$$

The inductor saturation current rating should be considered to cover the inductor peak current. Smaller size and better efficiency are the major concerns for portable devices. The inductor should have low core loss at 1100kHz and low DCR for better efficiency. For these reasons, a 4.7µH to 10µH inductor value range is recommended. A 10µH inductor optimized the efficiency for most application while maintaining low inductor peak to peak ripple. TABLE 2 lists the recommended inductor for the AW9967. When recommending inductor value, the factory has considered –40% and +20% tolerance from its nominal value.

**Part** L Size **DCR Max Saturation Current** Vendor (mA) Number  $(\mu H)$  $(\Omega)$ (LxWxHmm) 0.5 MRSC252A10-100M-N 10 900 2.5 x 2 x 1 Chilisin 10 750 3 x 3 x 1.5 LQH3NPN100NM0 0.3 Murata CDH3809/SLD 10 0.3 570 4 x 4 x 1.0 Sumida LPS4018-472ML 4.7 0.125 1900 4 x 4 x 1.8 Coilcraft

Table 2 Recommended Inductors for AW9967

#### SCHOTTKY DIODE SELECTION

To optimize the efficiency, a high-speed and low reverse-recovery current Schottky diode are recommended. Make sure the diode's average and peak current ratings exceed the output average LED current and the peak inductor current. In addition, the diode's break-down voltage rating must exceed the maximum voltage across the diode. Usually, unexpected high-frequency voltage spikes can be seen across the diode when the diode turns off. Therefore, leaving some voltage rating margin is always needed to guarantee normal long-term operation when selecting a diode. The MBR0540 and the NSR05F40 are recommended for AW9967.

#### INPUT AND OUTPUT CAPACITORS SELECTION

The output capacitor keeps the output voltage ripple small and ensures feedback loop stability. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming ESR of

lul. 2023 V1.5

awinic

a capacitor is zero, the minimum capacitance needed for a given ripple can be calculated by:

$$C_{OUT} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_S \times V_{ripple}}$$
(6)

Where, V<sub>ripple</sub> represents peak-to-peak output ripple. The additional output ripple caused by ESR can be calculated as:

$$V_{\text{ripple\_ESR}} = I_{\text{OUT}} \times R_{\text{ESR}} \tag{7}$$

V<sub>ripple\_ESR</sub> can be neglected for ceramic capacitors due to its low ESR, but must be considered if tantalum or electrolytic capacitors are used.

Note that the ceramic capacitance is dependent on the voltage rating. With a DC bias voltage, the capacitance can lose as much as 50% of its value at its rated voltage rating. Leave a large enough voltage rating margin when selecting the component. Therefore, leave enough margin on the voltage rating to ensure adequate capacitance at the required output voltage.

An X5R or X7R capacitor of  $10\mu\text{F}$  is recommended for input side. The output requires a X5R or X7R capacitor in the range of  $0.47\mu\text{F}$  to  $4.7\mu\text{F}$ . A 100nF capacitor and a 33 pF capacitor are recommended to use in parallel with the input capacitor and the output capacitor to suppress high frequency noise.

The output capacitor affects the loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable.

Note that capacitor degradation increases the ripple much. Select the capacitor with 50V rated voltage to reduce the degradation at the output voltage. If the output ripple is too large, change a capacitor with less degradation effect or with higher rated voltage could be helpful.

#### POWER DISSIPATION

The maximum IC junction temperature should not be exceed 125°C under normal operating conditions. This restriction limits the power dissipation of the AW9967. It is recommended to keep the actual dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined by using the following equation:

$$P_{D(max)} = \frac{T_{Jmax} - T_{A}}{\theta_{ja}}$$
 (8)

Where,  $T_{Jmax}$  is the Maximum Junction Temperature,  $T_A$  is the maximum ambient temperature for the application.  $\theta_{ia}$  is the thermal resistance junction-to-ambient given in Power Dissipation Table.

The  $\theta_{ja}$  of the DFN package greatly depends on the PCB layout and thermal pad connection. The thermal pad must be soldered directly to the analog ground on the PCB. After soldering, the PCB can be used as a heat sink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane, or alternatively, can be attached to a special heat sink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit(IC).

Using thermal vias underneath the thermal pad as illustrated in the layout example.

14



#### **PCB LAYOUT CONSIDERATION**

PCB layout is an important design step for those high frequency, high current switching power regulators in order to minimize noise and keep loop stable. To reduce switching losses, it is better to make the SW pin rise and fall times as short as possible. Minimizing the length and area of all traces connected to the SW pin and using a ground plane under the switching regulator are strongly recommended to minimize inter-plane coupling. The input capacitor should be very close to the IC to get the best decoupling. The path of the inductor, schottky diode and output capacitor should be kept as short as possible to minimize noise and ringing. FB is a sensitive node and it should be kept separate from the SW pin in the PCB layout.


Connect the exposed paddle to the PCB ground plane using at least two vias. The input and the output bypass capacitors should be placed as close to the IC as possible. Minimize trace lengths between the IC and the inductor, the diode and the output capacitor; keep these traces short, direct, and wide.



#### TAPE AND REEL INFORMATION


# REEL DIMENSIONS D1

#### TAPE DIMENSIONS



- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D0: Reel width
- D1: Reel diameter

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### All dimensions are nominal

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178	8.4	2.3	2.3	1	2	4	4	8	Q1

16




# **PACKAGE DESCRIPTION**



Dimensions are all in millimeters



# **LAND PATTERN DATA**





NON SOLDER MASK DEFINED

SOLDER MASK DEFINED

Dimensions are all in millimeters



# **REVISION HISTORY**

Vision	Date	Change Record			
V1.0	April 2018	Datasheet V1.0 Released			
V1.1	June 2018	Add some Characteristics			
V1.2	September 2018	Correct some mistake of description			
V1.3	November 2018	Add 6P8S diagram in typical application			
V1.4	January 2018	Correct some mistake of description			
V1.5	July 2023	Correct the formula of V <sub>FB</sub> (Page 11)			



#### **DISCLAIMER**

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.