#### JK-mSMD050-60 PPTC DEVICES Edition: AO Part Number: Q/JKTD-60-050 Page No: 1 OF 3 A Terminal pad materials :Tin-Plated Nickle-copper JK 050 Terminal pad solderability : Meets EIA specification В RS 186-9E and ANSI/J-STD-002 Category 3. Marking : JK050=1812(050) D F C Table1 :DIMENTION(Unit : mm) В С D Ε А Model Marking Min. Max. Min. Max. Min. Max Min. Min JK-mSMD050-60 JK050 4.37 1.50 0.30 4.73 3.07 3.41 0.60 0.25 Table2 :PERFORMANCE RATINGS: Maximum Resistance $P_d$ Ihold Itrip Time To Trip V<sub>max</sub> Imax Model @25°C @25°C Typ (Vdc) (A) Current Time Rimin **Ri**<sub>typ</sub> $R1_{max}$ (W) (A) (A) (A) (Sec) **(**Ω**) (**Ω**)** (Ω) JK-mSMD050-60 60.0 40 0.50 1.00 0.8 8.0 0.15 0.150 0.250 1.400 Table3:Test Conditons and Standards Test Conditon Item Standard Initial Resistance 25℃ $0.150 \sim 1.400 \Omega$ 25°C, 0.50A, 60min $I_{\mathrm{H}}$ No Trip T<sub>trip</sub> 25°C, 8.0A ≤0.15s Trip endurance 60V,40A, 1hr No arcing or burning Operating Temperature: -40℃ TO 85℃ Packaging: Bulk ,1500 pcs per bag

# JK-mSMD050-60 PPTC DEVICES Part Number: Q/JKTD-60-050



#### Solder reflow conditions



Profile Feature	Pb-Free Assembly
Average ramp up rate (Ts <sub>MAX</sub> to Tp)	3°C/second max.
Preheat	
<ul> <li>Temperature min. (Ts<sub>MIN</sub>)</li> </ul>	150°C
<ul> <li>Temperature max. (Ts<sub>MAX</sub>)</li> </ul>	200°C
<ul> <li>Time (ts<sub>MIN</sub> to ts<sub>MAX</sub>)</li> </ul>	60-120 seconds
Time maintained above:	
• Temperature (T <sub>L</sub> )	217°C
• Time (t <sub>L</sub> )	60-150 seconds
Peak/Classification temperature (Tp)	260°C
Time within 5°C of actual peak temperat	ure
Time (tp)	30 seconds max.
Ramp down rate	3°C/second max.
Time 25°C to peak temperature	8 minutes max.
taken watter to the second to the	100 M 100 M 1

• Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.

• Devices are not designed to be wave soldered to the bottom side of the board.

• Recommended maximum paste thickness is 0.25mm (0.010inch).

• Devices can be cleaned using standard industry methods and solvents.

• Soldering temprature profile meets RoHs leadfree process.

Note: All temperatures refer to topside of the package, measured on the package body surface.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements

Edition: AO

Page No: 2 OF 3



# JK-mSMD050-60 PPTC DEVICES Part Number: Q/JKTD-60-050



Edition: AO

Page No: 3 OF 3



## Recommended pad layout (mm)



### WARNING

 $\cdot$  Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.

 $\cdot$  PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.

• Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.

 $\cdot$  Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.

· Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.

 $\cdot$  Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.

 $\cdot$  Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.