

Enhanced ESD, 5.0 kV rms, 150kbps **Triple-Channel Digital Opto-Couplers**

π131U6XR Data Sheet

FEATURES

Ultra-low power consumption (150kbps): 0.80mA

/Channel

Maximum data rate: 150kbps

High common-mode transient immunity: 250 kV/us High robustness to radiated and conducted noise

Isolation voltages: AC 5000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017

Human body model (HBM) ±8kV

Safety and regulatory approvals (Pending):

UL certificate number:

5000Vrms for 1 minute per UL 1577

VDE certificate number:

DIN V VDE V 0884-11 (VDE V 0884-11):2017-01

 $V_{IORM} = 1200V peak$

CQC certification per GB4943.1-2011

2.5 V to 5.5 V level translation

Wide temperature range: -40°C to 125°C

10-Lead, RoHS-compliant WB SSOIC-10 package

devices operate with the supply voltage on either side ranging from 2.5 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1.π131U6XR functional Block Diagram




Figure 2.π131U6XR Typical Application Circuit

APPLICATIONS

General-purpose multichannel isolation Industrial field bus isolation **Isolation Industrial automation systems** Isolated switch mode supplies Isolated ADC, DAC Motor control

PAI SEMICONDUCTOR GENERAL DESCRIPTION

The π 1xxxxxR is a 2PaiSemi digital Opto-Coupler product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSemi iDivider® technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (iDivider® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The π1xxxxxR digital Opto-Coupler data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 200Mbps (see the Ordering Guide). The

http://www.rpsemi.com/

PIN CONFIGURATIONS AND FUNCTIONS

Table 1.π131U6XR Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	Vıc	Logic Input C.
7	Vов	Logic Output B.
8	Voa	Logic Output A.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	V _{DD2}	Supply Voltage for Isolator Side 2.




Figure 3. π 131U6XR Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Table 2.Absolute Maximum Ratings⁴

Parameter	Rating
Supply Voltages (V _{DD1} -GND ₁ , V _{DD2} -GND ₂)	−0.5 V to +7.0 V
Input Voltages (V _{IA} , V _{IB} , V _{IC}) ¹	-0.5 V to V _{DDx} + 0.5 V
Output Voltages (V _{OA} , V _{OB} , V _{Oc}) ¹	-0.5 V to V _{DDx} + 0.5 V
Average Output Current per Pin ² Side 1 Output Current (I _{O1})	−10 mA to +10 mA
Average Output Current per Pin ² Side 2 Output Current (I _{O2})	−10 mA to +10 mA
Common-Mode Transients Immunity ³	-300 kV/μs to +300 kV/μs
Storage Temperature (T _{ST}) Range	−65°C to +150°C
Ambient Operating Temperature (T _A) Range	-40°C to +125°C

Notes:

RECOMMENDED OPERATING CONDITIONS

Table 3. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DDx} ¹	2.5		5.5	V
High Level Input Signal Voltage	V _{IH}	0.6*V _{DDx} ¹		V _{DDx} ¹	V
Low Level Input Signal Voltage	V _{IL}	0		0.3*V _{DDx} 1	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	Іоь			6	mA
Maximum Data Rate		0		150	Kbps
Junction Temperature	Tı	-40		150	°C
Ambient Operating Temperature	T _A	-40		125	°C

Notes:

 $^{^{1}}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

 $^{^{2}\,\}mbox{See}$ Figure 4 for the maximum rated current values for various temperatures.

³ See *Figure 12* for Common-mode transient immunity (CMTI) measurement.

⁴ Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

 $^{^{1}}$ V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

Truth Tables

Table 4.π131U6XR Truth Table

1/. Immust1	V State1	V State1	Default Low	Default High	Test Conditions	
V _{Ix} Input ¹	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output ¹	Vox Output1	/Comments	
Low	Powered ²	Powered ²	Low	Low	Normal operation	
High	Powered ²	Powered ²	High	High	Normal operation	
Open	Powered ²	Powered ²	Low	High	Default output	
Don't Care⁴	Unpowered ³	Powered ²	Low	High	Default output ⁵	
Don't Care⁴	Powered ²	Unpowered ³	High Impedance	High Impedance		

Notes:

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 5.Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 2.5V_{DC} \pm 3\%$ or $3.3V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25$ °C, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			6.2	us	Within pulse width distortion (PWD) limit
Maximum Data Rate		150			kbps	Within PWD limit
Propagation Delay Time ^{1,4}	t рн ι, t рιн		0.28	0.5	us	The different time between 50% input signal to 50% output signal 50% @ 5V _{DC} supply
Propagation Delay Time	срнс, срсн		0.29	0.5	us	@ 3.3V _{DC} supply
			0.30	0.5	us	@ 2.5V _{DC} supply
Pulse Width Distortion ⁴	PWD	0	1	10	ns	The max different time between t_{pHL} and t_{pLH} @ $5V_{DC}$ supply. And The value is $\mid t_{pHL} - t_{pLH} \mid$
Pulse Width Distortion	PWD	0	1	10	ns	@ 3.3V _{DC} supply
2 P A	I S	0	1	10	ns	@ 2.5V _{DC} supply
Part to Part Propagation Delay	tpsk			150	ns	The max different propagation delay time between any two devices at the same temperature, load and voltage @ 5V _{DC} supply
Skew ⁴				150	ns	@ 3.3V _{DC} supply
				150	ns	@ 2.5V _{DC} supply
Channel to Channel Propagation	tcsк		0	50	ns	The max amount propagation delay time differs between any two output channels in the single device @ 5V _{DC} supply.
Delay Skew ⁴			0	50	ns	@ 3.3V _{DC} supply
			0	50	ns	@ 2.5V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 9
Common-Mode Transient Immunity ³	СМТІ		250		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V.
ESD (HBM - Human body model)	ESD		±8		kV	

Notes:

¹ V_{Ix}/V_{Ox} are the input/output signals of a given channel (A or B). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

² Powered means V_{DDx}≥ 2.4 V

³ Unpowered means V_{DDx} < 2.0V

⁴ Input signal (V_{IX}) must be in a low state to avoid powering the given V_{DDI}^1 through its ESD protection circuitry.

⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 18us.

 $^{^{1}}$ t_{pLH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See *Figure 10*.

Table 6.DC Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 2.5 V_{DC} \pm 3\% \ or \ 3.3 V_{DC} \pm 10\% \ or \ 5 V_{DC} \pm 10\%, \ T_A = 25 ^{\circ}C, \ unless \ otherwise \ noted.$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V _{IT+}		0.5*V _{DDx} 1	0.6*V _{DDx} ¹	V	
Falling Input Signal Voltage Threshold	V _{IT} -	0.3* V _{DDX} ¹	0.35* V _{DDX} ¹		V	
High Level Output Voltage	V _{OH} ¹	V _{DDx} - 0.1	V_{DDx}		V	–20 μA output current
riigii Levei Output voitage	V OH -	V _{DDx} - 0.2	$V_{\text{DDx}} - 0.1$		V	-2 mA output current
Low Level Output Voltage	Vol		0	0.1	V	20 μA output current
Low Level Output voltage	VOL		0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I _{IN}	-10	0.5	10	μΑ	0 V ≤ Signal voltage ≤ V _{DDX} 1
V _{DDx} ¹ Undervoltage Rising Threshold	V _{DDxUV+}	2.1	2.25	2.4	V	
V _{DDx} ¹ Undervoltage Falling Threshold	V _{DDxUV} -	2.0	2.1	2.25	V	
V _{DDx} ¹ Hysteresis	VDDxUVH		0.15		V	

Notes:

Table 7.Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 2.5 V_{DC} \pm 3\%$ or $3.3 V_{DC} \pm 10\%$ or $5 V_{DC} \pm 10\%$, $T_A = 25$ °C, $C_L = 10$ pF, unless otherwise noted.

						•	Test Conditions
Part	Symbol	Min	Тур	Max	Unit	Supply voltage	Input signal
	Idd1 (Q)		0.83	0.97	mA		Input is same with
	I _{DD2} (Q)		1.34	1.6	mA	5V _{DC}	default output
	Idd1 (Q)		1.24	1.61	mA	3 v DC	Input is not same with
	I _{DD2} (Q)		1.69	2.41	mA		default output
	Idd1 (Q)		0.81	0.95	mA		Input is same with
π 131U6X R	I _{DD2} (Q)		1.32	1.58	mA	3.3V _{DC}	default output
/(13100/K	IDD1 (Q)		1.21	1.5	mA	3.3 V DC	Input is not same with
	I _{DD2} (Q)		1.66	2.19	mA		default output
	IDD1 (Q)	AIS	0.78	0.95	mA	TOI	Input is same with
	I _{DD2} (Q)		1.30	1.58	mA	2.5Vpc	default output
	IDD1 (Q)		1.17	1.45	mA	2.3 V DC	Input is not same with
	I _{DD2} (Q)		1.63	2.12	mA		default output

Table 8.Total Supply Current vs. Data Throughput (C_L = 10 pF)

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 2.5 \\ V_{DC} \pm 3\% \text{ or } 3.3 \\ V_{DC} \pm 10\% \text{ or } 5 \\ V_{DC} \pm 10\%, \\ T_{A} = 25 \\ ^{\circ}C, \\ C_{L} = 10 \text{ pF, unless otherwise noted.}$

Parameter S	Symbol		2 Kbps		50Kbps			150Kbps			Unit	Supply
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	voltage
	I _{DD1}		1.03	1.29		1.04	1.29		1.04	1.29	mA	F)/
	I _{DD2}		1.52	2.0		1.53	2.0		1.54	2.0	mA	5V _{DC}
π131U6XR	I _{DD1}		1.01	1.23		1.01	1.23		1.02	1.23	mA	2 21/
MADDIELI	I _{DD2}		1.49	1.89		1.5	1.89		1.51	1.89	mA	3.3V _{DC}
	I _{DD1}		0.96	1.2		0.96	1.2		0.97	1.2	mA	2 5 1/
	I _{DD2}		1.47	1.85		1.47	1.85		1.48	1.85	mA	2.5V _{DC}

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 9.Insulation Specifications

Parameter	Symbol Value		Unit	Test Conditions/Comments	
Rated Dielectric Insulation Voltage		5000	V rms	1-minute duration	

 $^{^{2}}$ V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

 $^{^{\}rm 3}\,\text{See}$ Figure 12 for Common-mode transient immunity (CMTI) measurement.

⁴t_r means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t_f means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

 $^{^{1}}$ V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

Minimum External Air Gap (Clearance)	L (CLR)	≥8	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	≥8	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		≥21	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	V	DIN EN 60112 (VDE 0303-11):2010-05
Material Group		II		IEC 60112:2003 + A1:2009

PACKAGE CHARACTERISTICS

Table 10.Package Characteristics

Parameter	Symbol	Typical Value	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	Rıo	10 ¹¹	Ω	
Capacitance (Input to Output) ¹	Сю	1.5	pF	@1MHz
Input Capacitance ²	Cı	3	pF	@1MHz
IC Junction to Ambient Thermal Resistance	θја	45	°C/W	Thermocouple located at center of
ic function to Ambient Mermal Resistance	OJA	45	C/VV	package underside

Notes:

REGULATORY INFORMATION

See Table 11 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 11.Regulatory

Regulatory	π131U6XR
	Recognized under UL 1577
UL	Component Recognition Program ¹
OL .	Single Protection, 5000V rms Isolation Voltage
	File (pending)
	DIN V VDE V 0884-11 (VDE V 0884-11):2017-01 ²
VDE	Basic insulation, V _{IORM} = 1200 V peak, V _{IOSM} = 5000 V peak
	File (pending)
	Certified under CQC11-471543-2012 and GB4943.1-2011
coc	Basic insulation at 845 V rms (1200 V peak) working voltage
CQC	Reinforced insulation at 422 V rms (600 V peak)
	File (pending)

Notes:

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

These digital Opto-Couplers are suitable for basic electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data.

Table 12.VDE Insulation Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	


¹The device is considered a 2-terminal device; WB SSOIC-10 Pin1~Pin5 are shorted together as the one terminal, and WB SSOIC-10 Pin6~Pin10 are shorted together as the other terminal.

²Testing from the input signal pin to ground.


 $^{^1}$ In accordance with UL 1577, each π 131U6XR is proof tested by applying an insulation test voltage \geq 6000 V rms for 1 sec.

 $^{^{2}}$ In accordance with DIN V VDE V 0884-11, each π131U6XR is proof tested by ≥ 1800V peak for 1 sec.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit	
For Rated Mains Voltage ≤ 300 V rms			I to III		
For Rated Mains Voltage ≤ 400 V rms			I to III		
Climatic Classification			40/105/21		
Pollution Degree per DIN VDE 0110, Table 1			2		
Maximum Rated Isolation Working Voltage		Viowm	1200	V peak	
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd (m)}, 100\%$ production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V _{pd} (m)	1800	V peak	
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.3 = V_{pd (m)}, t_{ini} = 60 \text{ sec, } t_m$ = 10 sec, partial discharge < 5 pC	V _{pd (m)}	1560	V peak	
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}, t_{ini} = 60 \text{ sec, } t_m$ = 10 sec, partial discharge < 5 pC		1440	V peak	
Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, $t = 60 \text{ s}$ (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, $t = 1 \text{ s}$ (100% production)	Vіотм	7071	V peak	
Surge Isolation Voltage Basic	Test method per IEC 62368-1, 1.2/50 μ s waveform, $V_{TEST} = 1.3 \times V_{IOSM} = 6500 V_{PK}$	Viosm	5000	V peak	
Surge Isolation Voltage Reinforced	Test method per IEC 62368-1, 1.2/50 μ s waveform, $V_{TEST} = 1.6 \times V_{IOSM}$	Viosm	/	V peak	
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)				
Maximum Safety Temperature		Ts	150	°C	
Total Power Dissipation at 25°C		Ps	1.14	W	
Insulation Resistance at T _S	V _{IO} = 500 V	R _S	>109	Ω	



 $\textit{Figure 4.Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per \textit{VDE}}$






Figure 9.Transition time waveform measurement

Figure 10.Propagation delay time waveform measurement

APPLICATIONS INFORMATION

OVERVIEW

The $\pi 1xxxxxR$ is 2PaiSemi digital Opto-Couplers product family based on 2PaiSemi unique <code>iDivider</code> technology. Intelligent voltage divider technology (<code>iDivider</code> technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, <code>iDivider</code> is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced anti-interference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative <code>iDivider</code> design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The $\pi1xxxxxR$ digital Opto-Coupler data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 200Mbps (see the Ordering Guide).

The $\pi 13106XR$ are the outstanding 150Kbps triple-channel digital Opto-Couplers with the enhanced ESD capability. The devices transmit data across an isolation barrier by layers of silicon dioxide isolation. The devices operate with the supply voltage on either side ranging from 2.5 V to 5.5 V, offering voltage translation of 2.5 V and 5 V logic.

The $\pi 131U6XR$ have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 2.5 V to 5.5 V, offering voltage translation of 2.5 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the failsafe output state of low or high.

PCB LAYOUT

The low-ESR ceramic bypass capacitors must be connected between VDD1 and GND1 and between VDD2 and GND2. The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between $0.1\mu F$ and $10\mu F$. The user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is

excessively noisy, or in order to enhance the anti ESD ability of the system.



Figure 11.Recommended Printed Circuit Board Layout

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias.

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect. To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.

CMTI MEASUREMENT







Figure 12.Common-mode transient immunity (CMTI) measurement To measure the Common-Mode Transient Immunity (CMTI) of $\pi1xxxxx$ isolator under specified common-mode pulse magnitude (V_{CM}) and specified slew rate of the common-mode pulse (dV_{CM}/dt) and other specified test or ambient conditions, The common-mode pulse generator (G1) will be capable of providing fast rising and falling pulses of specified magnitude and duration of the common-mode pulse (V_{CM}) and the maximum common-mode slew rates (dV_{CM}/dt) can be applied to $\pi1xxxxx$ isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of $\pi1xxxxx$ isolator and shall be capable of

providing positive transients as well as negative transients.

OUTLINE DIMENSIONS










Figure 13.10-Lead wide body SSOIC Package

SYMBOL	MILLIMETER			
STMBOL	MIN	NOM	MAX	
A	_	_	1.65	
A1	0.05	_	0.20	
A2	1.35	1.40	1.45	
A3	0.55	0.60	0.65	
Ъ	0.23		0.31	
b1	0.22	0.25	0.28	
С	0.20	_	0.24	
c1	0.19	0.20	0.21	
D	3.50	3.60	3.70	
E	9.30	9.50	9.70	
E1	7.40	7.50	7.60	
e	0.635BSC			
L	0.45	_	0.75	
L1	1.00REF			
θ	0		プ	

Land Patterns

The figure below illustrates the recommended land pattern details for the $\pi 131U6XR$ in a 10-Lead XXXXXXXX. The table below lists the values for the dimensions shown in the illustration.




Figure 14. 10-Lead wide body SSOIC Land Pattern

Table 13. 10-Lead wide body SSOIC Land Pattern Dimensions

Dimension	Feature	Value	Unit
C1	Pad column spacing	8.9	mm
E	Pad row pitch	0.635	mm
X1	Pad width	0.4	mm
Y1	Pad length	1.5	mm

Note:

- 1. This land pattern design is based on IPC -7351 for Density Level B (Median Land Protrusion).
- 2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

Top Marking



Line 1	πxxxxxxx=Product name
Line 2	YY = Work Year
	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXX, no special meaning




Figure 16. Reel information

ORDERING GUIDE

Table 14.Ordering guide

Model Name ¹	Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Withstand Voltage Rating (kV rms)	Fail-Safe Output State	Package Description	MSL Peak Temp ²	MOQ/ Quantity per reel ³
π131U61R	-40~125°C	2	1	5	High	WB SSOIC-10	Level-3-260C-168 HR	4000
π131U60R	-40~125°C	2	1	5	Low	WB SSOIC-10	Level-3-260C-168 HR	4000

Note:

- ^{1.} Pai1xxxxxx is equals to π1xxxxxx in the customer BOM
- 2- MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- 3. MOQ, minimum ordering quantity.

PART NUMBER NAMED RULE




Figure 17. Part number named rule

Notes:

Pai1xxxxxx is equals to $\pi 1 xxxxx$ in the customer BOM

IMPORTANT NOTICE AND DISCLAIMER

2PaiSemi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2PaiSemi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2PaiSemi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2PaiSemi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681 2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

Data Sheet $\pi 131U6XR$

REVISION HISTORY

Revision	Date	Page	Change Record
Rev.1.0	2021/10/22	All	Initial version
		Page.3	Update table 5
Rev.1.1	2022/01/17	Page.5	Update table 11
		Page.6	Safety Information update.



2 PAI SEMICONDUCTOR