

# CLM4717 4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Chiplon Switches in UCSP

# **General Description**

The CLM4717 low-voltage, low on-resistance (R<sub>ON</sub>), dual single-pole/double throw (SPDT) Chiplon switches operate from a single +1.8V to +5.5V supply. These devices are designed for USB 1.1 and audio switching applications.

The CLM4717 features two  $4.5\Omega$  RoN (max) SPDT switches with  $1.2\Omega$  flatness and  $0.3\Omega$  matching between channels. The CLM4717 features one  $4.5\Omega$  RoN (max) SPDT switch and one  $20\Omega$  RoN (max) SPDT switch. The  $20\Omega$  switch has a guaranteed matching and flatness of  $0.4\Omega$  and  $1.2\Omega$ , respectively. These switches offer break- before-make switching (1ns) with toN <80ns and toFF <40ns at +2.7V. The digital logic inputs are +1.8V logic compatible with a +2.7V to +3.6V supply.

These switches are packaged in a chip-scale package (UCSP<sup>m</sup>), significantly reducing the required PC board area. The chip occupies only a 2.0mm×1.50mm area and has a 4 × 3 bump array with a bump pitch of 0.5mm. These switches are also available in 10-pin  $\mu$ MAX<sup>®</sup> and 10-pin TDFN packages.

# Applications

USB 1.1 Signal Switching Circuits Battery-Operated Equipment Audio/ Video-Signal Routing Headphone Switching Low-Voltage Data-Acquisition Systems Sample-and-Hold Circuits Cell Phones PDAs

UCSP is a trademark of Maxim Integrated Products, Inc.  $\mu$ MAX is a registered trademark of Maxim Integrated Products, Inc.

### Features


- USB 1.1 Signal Switching Compliant (TID = 4000231)
- 2ns (max) Differential Skew
- -3dB Bandwidth: > 300MHz
- Low 15pF On-Channel Capacitance
- Single-Supply Operation from +1.8V to +5.5V
- 4.5Ω RON (max) Switches (CLM4717) 0.3Ω (max) RON Match (+3.0V Supply) 1.2Ω (max) Flatness (+3.0V Supply)
- 20Ω RON (max) Switch (CLM4717)
  0.4Ω (max) RON Match (+3.0V Supply)
  1.2Ω (max) Flatness (+3.0V Supply)
- Rail-to-Rail Signal Handling
- High Off-Isolation: -55dB (10MHz)
- Low Crosstalk: -80dB (10MHz)
- Low Distortion: 0.03%
- + +1.8V CMOS-Logic Compatible
- < 0.5nA Leakage Current at +25°C</p>

## **Ordering Information**

PART	TEMP RANGE	PIN/BUMP- PACKAGE	top Mark
CLM4717EUB	-40°C to +85°C	10 µMAX	—
CLM4717ETB	-40°C to +85°C	10 TDFN-EP*	ACV
CLM4717EBC-T	-40°C to +85°C	12 UCSP-12	ABH
CLM4717EUB	-40°C to +85°C	10 µMAX	—
CLM4717ETB	-40°C to +85°C	10 TDFN-EP*	ACW
CLM4717EBC-T	-40°C to +85°C	12 UCSP-12	ABI

\*EP = Exposed paddle.

# Pin Configurations/Functional Diagrams/Truth Tables





#### **ABSOLUTE Chiplon RATINGS**

(All voltages are referenced to GND.)	
V+, IN	V to +6.0V
COM_, NO_, NC_ (Note 1)	0.3V to (V+ + 0.3V)
Continuous Current COM_, NO_, NC	±100mA
Peak Current COM_, NO_, NC_	
(pulsed at 1ms, 10% duty cycle)	±200mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
10-Pin µMAX (derate 5.6mW/°C above +7	′0°C)444mW
10-Pin TDFN (derate 24.4mW/°C above +	
12-Bump UCSP (derate 11.4mW/°C abov	e +70°C)909mW

>2kV
40°C to +85°C
+150°C
65°C to +150°C
+300°C
+220°C
+215°C

Note 1: Signals on COM\_, NO\_, or NC\_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to Chiplon current rating.

Stresses beyond those listed under "Absolute Chiplon Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute Chiplon rating conditions for extended periods may affect device reliability.

#### ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V, V<sub>IH</sub> = +1.4V, V<sub>IL</sub> = +0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +3.0V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	ТҮР	MAX	UNITS
Chiplon Signal Range	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>		T <sub>MIN</sub> to T <sub>MAX</sub>	0		V+	V
Chiplon SWITCH (Low R <sub>ON</sub> —CLM	4717 SPDT 1)						
On Desistance (Note	R <sub>ON</sub>	(1 - 27)(1 - 27)	+25°C		3.0	4.5	Ω
On-Resistance (Note 4)		V+ = 2.7V, I <sub>COM</sub> _ = 10mA; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			5	
On Desistance Match Datuson	ΔRon	(1 - 27)(1 - 27) = 40	+25°C		0.1	0.3	Ω
On-Resistance Match Between Channels (Notes 4, 5)		V+ = 2.7V, $I_{COM}$ = 10mA; $V_{NO}$ or $V_{NC}$ = 1.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	
On-Resistance Flatness (Note 6)	RELATION	$ \begin{array}{c} \text{T(ON)} \\ \text{V+} = 2.7 \text{V}, \text{I}_{\text{COM}} = 10 \text{mA}; \text{V}_{\text{NO}} \\ \text{or} \text{V}_{\text{NC}} = 1.0 \text{V}, 1.5 \text{V}, 2.0 \text{V} \\ \end{array}  \begin{array}{c} +25^{\circ} \text{C} \\ \text{T}_{\text{MIN}} \text{ to} \\ \text{T}_{\text{MAX}} \end{array} $	+25°C		0.6	1.2	Ω
	TELAT(ON)		1			1.5	
		(1 - 2) (1 + 1) (1 - 2) (1 + 1) (1 - 2) (1 -	+25°C	-0.5	+0.01	+0.5	
NO_, NC_ Off-Leakage Current (Note 7)	INO_(OFF), INC_(OFF)	V+ = 3.6V, V <sub>COM</sub> _ = 0.3V, 3.3V; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 3.3V, 0.3V	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		+1	- nA
		V+=3.6V, V <sub>COM</sub> =0.3V, 3.3V;	+25°C	-1	+0.01	+1	
COM_On-Leakage Current (Note 7)	ICOM_(ON)	VNO_ or VNC_ = 0.3V, 3.3V, or floating	T <sub>MIN</sub> to T <sub>MAX</sub>	-2		+2	- nA
Chiplon SWITCH (High RON—CLM							
On-Resistance (Note 4)	Rou	1/1 = 0.7 1/1 = 0.000 0.000	+25°C		15	20	Ω
	R <sub>ON</sub>	V+ = 2.7V, I <sub>COM</sub> _ = 10mA; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			25	



### ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, V<sub>IH</sub> = +1.4V, V<sub>IL</sub> = +0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +3.0V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX		
	ΔRon		+25°C		0.15	0.4	Ω	
On-Resistance Match Between Channels (Notes 4, 5)	$\Delta RON$ V+ = 2.7V, I <sub>COM</sub> = 10mA; V <sub>NO</sub> or V <sub>NC</sub> = 1.5V		T <sub>MIN</sub> to T <sub>MAX</sub>			0.5		
On Desistance Flatness	R <sub>FLAT(ON)</sub>		+25°C		0.6	1.2		
On-Resistance Flatness (Note 6)	TFLAT(ON)	V+ = 2.7V, I <sub>COM</sub> _ = 10mA; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.0V, 1.5V, 2.0V	T <sub>MIN</sub> to T <sub>MAX</sub>			1.5	Ω	
			+25°C	-0.5	+0.01	+0.5	0	
NO_, NC_Off-Leakage Current (Note 7)	I <sub>NO_(OFF),</sub> I <sub>NC_(OFF)</sub>	V+ = 3.6V, V <sub>COM</sub> _ = 0.3V, 3.3V; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 3.3V, 0.3V	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		+1	- nA	
COM On Lookage Current		V+=3.6V, V <sub>COM</sub> _=0.3V, 3.3V;	+25°C	-1	+0.01	+1		
COM_On-Leakage Current (Note 7)	ICOM_(ON)	VNO_ or VNC_ = 0.3V, 3.3V, or floating	T <sub>MIN</sub> to T <sub>MAX</sub>	-2		+2	– nA	
DYNAMIC CHARACTERISTICS							-	
Turn-On Time	ton	<sup>t</sup> ON $R_L = 300\Omega$ , $C_L = 35pF$ , Figure 1; VIH = 1.5V, VIL = 0V $T_M$	+25°C		40	80		
	N		T <sub>MIN</sub> to T <sub>MAX</sub>			100	- ns	
Turn-Off Time	t <sub>OFF</sub>	V <sub>NO_</sub> , V <sub>NC_</sub> = 1.5V; R <sub>L</sub> = 300Ω, C <sub>L</sub> = 35pF, Figure 1; V <sub>IH</sub> = 1.5V, V <sub>IL</sub> = 0V	+25°C		20	40	ne	
			T <sub>MIN</sub> to T <sub>MAX</sub>			50	- ns	
Des als Defense Males Times Delays (Mate	t <sub>BBM</sub>	) (up. ) (up. = 1.5) (	+25°C		8			
Break-Before-Make Time Delay (Note 7)	, MIDA,	$V_{NO}$ , $V_{NC}$ = 1.5V; R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	1			- ns	
Skew (Note 7)	<sup>t</sup> skew	$R_S$ = 39 $\Omega$ , $C_L$ = 50pF, Figure 3	T <sub>MIN</sub> to T <sub>MAX</sub>		0.15	2	ns	
Charge Injection	Q	$V_{GEN}$ = 1.5V, $R_{GEN}$ = 0 $\Omega$ , $C_L$ = 1.0nF, Figure 4	+25°C		5		рС	
		f = 10MHz; V <sub>NO_</sub> , V <sub>NC_</sub> = 1VP-P; R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5			-55			
Off-Isolation	V <sub>ISO</sub>	f = 1MHz; V <sub>NO</sub> , V <sub>NC</sub> = 1V <sub>P-P</sub> ; R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5	+25°C	-80			- dB	
		f = 10MHz; V <sub>NO</sub> , V <sub>NC</sub> = 1V <sub>P-P</sub> ; R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5			-80			
Crosstalk (Note 8)	V <sub>CT</sub>	$f = 1MHz; V_{NO_{-}}, V_{NC_{-}} = 1V_{P-P};$ R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5pF, Figure 5	+25°C	-110			dB	
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, $R_L$ = 50 $\Omega$ , $C_L$ = 5pF, Figure 5	+25°C		>300		MHz	
Total Harmonic Distortion	THD	$V_{COM}$ = 2 $V_{P-P}$ , $R_L$ = 600 $\Omega$	+25°C		0.03		%	
NO_, NC_ Off-Capacitance	C <sub>NO_(OFF)</sub>	f = 1MHz, Figure 6	+25°C		9		pF	
	, C <sub>NC_(OFF)</sub>							



### ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V + = +2.7V \text{ to } +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at V+ = +3.0V, T\_A = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
Switch On-Capacitance	C <sub>(ON)</sub>	f = 1MHz, Figure 6	+25°C		15		pF	
DIGITAL I/O	DIGITAL I/O							
Input Logic High Voltage	VIH		T <sub>MIN</sub> to T <sub>MAX</sub>	1.4			V	
Input Logic Low Voltage	VIL		T <sub>MIN</sub> to T <sub>MAX</sub>			0.5	V	
Input Leakage Current	I <sub>IN</sub>	V+ = +3.6V, V <sub>IN</sub> _ = 0 or 5.5V	T <sub>MIN</sub> to T <sub>MAX</sub>	-100		+100	nA	
POWER SUPPLY		•						
Power-Supply Range	V+		T <sub>MIN</sub> to T <sub>MAX</sub>	1.8		5.5	V	
Supply Current	+	V+ = +5.5V, V <sub>IN</sub> _ = 0V or V+	T <sub>MIN</sub> to T <sub>MAX</sub>			1	μA	

#### ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +4.2V to +5.5V, V<sub>IH</sub> = +2.0V, V<sub>IL</sub> = +0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +5.0V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Chiplon Signal Range	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>		T <sub>MIN</sub> to T <sub>MAX</sub>	0		V+	V
Chiplon SWITCH (Low R <sub>ON</sub> —CLM	4717 SPDT 1)						
On Desistance (Note 4)	R <sub>ON</sub>	(1 - 4.2)(1 - 2.2)	+25°C		1.7	3	Ω
On-Resistance (Note 4)		$R_{ON}$ V+ = 4.2V, I <sub>COM</sub> = 10mA; V <sub>NO</sub> or V <sub>NC</sub> = 3.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			3.5	
On-Resistance Match Between Channels (Notes 4, 5)	ΔRon	(1 - 4)	+25°C		0.1	0.3	Ω
		V+ = 4.2V, I <sub>COM</sub> _ = 10mA; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 3.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	
On Desistence Flatness	Rel ATION		+25°C		0.4	1.2	Ω
On-Resistance Flatness (Note 6)	R <sub>FLAT(ON)</sub>	V+ = 4.2V, $I_{COM}$ = 10mA; $V_{NO}$ or $V_{NC}$ = 1.0V, 2.0V, 3.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			1.5	52
	hie (orr)		+25°C	-0.5	+0.01	+0.5	
NO_, NC_ Off-Leakage Current (Note 7)	INO_(OFF), INC_(OFF)	V+ = 5.5V; V <sub>COM</sub> _ = 1.0V, 4.5V; V <sub>NO</sub> _ or V <sub>NC</sub> _ = 1.0V, 4.5V	T <sub>MIN</sub> to T <sub>MAX</sub>	-1		+1	- nA
COM_On-Leakage Current (Note 7)		V+=5.5V; V <sub>COM</sub> =1.0V, 4.5V;	+25°C	-1	+0.01	+1	
	ICOM_(ON)	VNO_or VNC_= 1.0V, 4.5V, or floating	T <sub>MIN</sub> to T <sub>MAX</sub>	-2		+2	nA



### ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +4.2V to +5.5V, V<sub>IH</sub> = +2.0V, V<sub>IL</sub> = +0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +5.0V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX		
Chiplon SWITCH (High RON—CLM47	717 SPDT 2)							
	R <sub>ON</sub>		+25°C		12	20	Ω	
On-Resistance (Note 4)	NON	Ron V+ = 4.2V, I <sub>COM</sub> = 10mA; V <sub>NO</sub> - or V <sub>NC</sub> = 3.5V				25		
On Desistance Match Potuson	ΔR <sub>ON</sub>	1/1 = 4.21/10000 = 1000001/0000000000000000000000	+25°C		0.15	0.4	Ω	
On-Resistance Match Between Channels (Notes 4, 5)		V+ = 4.2V, $I_{COM}$ = 10mA; $V_{NO}$ or $V_{NC}$ = 3.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			0.5		
On-Resistance Flatness	R <sub>FLAT(ON)</sub>	V+ = 4.2V, I <sub>COM</sub> _ = 10mA; V <sub>NO</sub> _	+25°C		0.4	1.2	Ω	
(Note 6)	· FLAT(ON)	or V <sub>NC</sub> = 1.0V, 2.0V, 4.5V	T <sub>MIN</sub> to T <sub>MAX</sub>			1.5		
NO_, NC_ Off-Leakage Current	I <sub>NO_(OFF),</sub>	V+=5.5V; V <sub>COM</sub> =1.0V, 4.5V;	+25°C	-0.5	+0.01	+0.5	- nA	
(Note 7)	INC_(OFF)		T <sub>MIN</sub> to T <sub>MAX</sub>	-1		+1		
COM On Lookage Current		V+=5.5V, V <sub>COM</sub> =1.0V, 4.5V; +25°C	-1	+0.01	+1	nA		
COM_On-Leakage Current (Note 7)	I <sub>COM_(ON)</sub>	$V_{NO}$ or $V_{NC}$ = 1.0V, 4.5V, or floating		-2		+2		
DYNAMIC CHARACTERISTICS								
Turn-On Time	t <sub>ON</sub> V <sub>NO_</sub> , V <sub>NC</sub> _ = 3.0V; R <sub>L</sub> = 300Ω, C <sub>L</sub> = 35pF, Figure 1	$V_{NO}$ $V_{NO} = 3.0V'$	+25°C		30	80	- ns	
		T <sub>MIN</sub> to T <sub>MAX</sub>			100			
Turn-Off Time	t <sub>OFF</sub>		+25°C		20	40	ns	
	011	$V_{NO_{-}}, V_{NC_{-}} = 3.0V;$ R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF, Figure 1	T <sub>MIN</sub> to T <sub>MAX</sub>			50	113	
Break-Before-Make Time Delay (Note	t <sub>BBM</sub>	$V_{\rm MO} = 3.0V_{\rm C}$	+25°C		8		ns	
7)	-DIM	$V_{NO_{-}}, V_{NC_{-}} = 3.0V;$ R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF, Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	1			115	
Skew (Note 7)	t <sub>SKEW</sub>	$R_S$ = 39 $\Omega$ , $C_L$ = 50pF, Figure 3	T <sub>MIN</sub> to T <sub>MAX</sub>		0.15	2	ns	
DIGITAL I/O								
Input Logic High Voltage	VIH		T <sub>MIN</sub> to T <sub>MAX</sub>	2.0			V	
Input Logic Low Voltage	VIL		T <sub>MIN</sub> to T <sub>MAX</sub>			0.8	V	
Input Leakage Current	I <sub>IN</sub>	V+ = 5.5V, V <sub>IN</sub> = 0V or V+	T <sub>MIN</sub> to T <sub>MAX</sub>	-100		+100	nA	



### ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +4.2V to +5.5V, V<sub>IH</sub> = +2.0V, V<sub>IL</sub> = +0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V+ = +5.0V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
POWER SUPPLY			•				
Power-Supply Range	V+		T <sub>MIN</sub> to T <sub>MAX</sub>	1.8		5.5	V
Supply Current	l+	V+ = 5.5V, V <sub>IN</sub> _ = 0V or V+	T <sub>MIN</sub> to T <sub>MAX</sub>			1	μA

Note 2: UCSP and TDFN parts are 100% tested at +25°C only, and guaranteed by design over the specified temperature range. μMAX parts are 100% tested at T<sub>MAX</sub> and guaranteed by design over the specified temperature range.

Note 4: Guaranteed by design for UCSP and TDFN parts.

Note 5:  $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$ 


**Note 6:** Flatness is defined as the difference between the Chiplon and minimum value of on-resistance as measured over the specified Chiplon signal ranges.

Note 7: Guaranteed by design.

Note 8: Between any two switches.

# **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



#### **ON-RESISTANCE vs. COM\_ VOLTAGE**

6 V+ = 3V LOW RON SWITCH 5 4  $T_A = +85^{\circ}C$  $R_{ON}(\Omega)$  $T_A = +25^{\circ}C$ 3 2  $T_A = -40^{\circ}C$ 1 0 0.5 1.0 1.5 2.0 2.5 3.0 V<sub>COM</sub>(V)

#### **ON-RESISTANCE vs. COM\_ VOLTAGE**




**Note 3:** The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value is a Chiplon.



# **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



#### **ON-RESISTANCE vs. COM\_ VOLTAGE**


15

14

13


12


11





V<sub>COM</sub> (V)

**LEAKAGE CURRENT vs. TEMPERATURE** 












**LEAKAGE CURRENT vs. TEMPERATURE** 











TEMPERATURE (°C)





# **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 





# **Typical Operating Characteristics (continued)**

(T<sub>A</sub> = +25°C, unless otherwise noted.)





#### **Pin Description**

P	PIN		PIN		
UCSP	µmax/ Tdfn	NAME	FUNCTION		
A1	7	NC2	Chiplon Switch 2—Normally Closed Terminal		
A2	8	IN2	Chiplon Switch 2—Digital Control Input		
A3	9	COM2	Chiplon Switch 2—Common Terminal		
A4	10	NO2	Chiplon Switch 2—Normally Open Terminal		
B1	6	GND	Ground. Connection.		
B4	1	V+	Positive-Supply Voltage		
C1	5	NC1	Chiplon Switch 1—Normally Closed Terminal		
C2	4	IN1	Chiplon Switch 1—Digital Control Input		
C3	3	COM1	Chiplon Switch 1—Common Terminal		
C4	2	NO1	Chiplon Switch 1—Normally Open Terminal		
_		EP	Exposed Pad (for TDFN package only). Connect to ground.		

#### **Detailed Description**

The CLM4717 high-speed, low-voltage, low on- resistance (R<sub>ON</sub>), dual SPDT Chiplon switches operate from a single +1.8V to +5.5V supply. The switches feature break-before-make switching operation and fast switch- ing speeds (toN = 80ns (max), toFF = 40ns (max)).

These switches have low 15pF on-channel capaci- tance, which allows for 12Mbps switching of the data signals for USB 1.0/1.1 applications. The CLM4717 is designed to switch D+ and D- USB signals with a guar- anteed skew of less than 2ns (see Figure 4) as mea- sured from 50% of the input signal to 50% of the output signal.

# **Applications Information**

#### **Digital Control Inputs**

The CLM4717 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN\_ can be driven low to GND and high to +5.5V allowing for mixing of logic levels in a system. Driving the control logic inputs rail-to-rail minimizes power consumption. For a +3V supply voltage, the logic thresholds are 0.5V (low) and 1.4V (high); for a

+5V supply voltage, the logic thresholds are 0.8V (low) and 2.0V (high).

#### **Chiplon Signal Levels**

The on-resistance of the CLM4717 changes very little for Chiplon input signals across the entire supply voltage range (see the *Typical Operating Characteristics*). The switches are bidirectional, so the NO\_, NC\_, and COM\_ pins can be either inputs or outputs.

# Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute Chiplon rat- ings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying Chiplon signals, especially if the Chiplon signal is not current-limited.

#### **UCSP Application Information**

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommend- ed reflow temperature profile as well as the latest infor- mation on reliability testing results, go to the Maxim web site at www.maxim-ic.com/ucsp to find the Application Note: USCP—A Wafer-Level Chip-Scale Package.

#### **Chip Information**

TRANSISTOR COUNT: 235 PROCESS: BICMOS



# **Test Circuits/Timing Diagrams**




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval



# Test Circuits/Timing Diagrams (continued)




Figure 3. Output Signal Skew



# Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk





Figure 6. Channel Off/On-Capacitance



### **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.chiplon.com**.)





### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.chiplon.com**.)





### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.chiplon.com**.)

